Archivio Istituzionale della RicercaA method for SoC global interconnect characterization is presented. Buses are partitioned in blocks whose electrical characterization is done using reduced size primitives and extending the results to the original structure. The accuracy is measured on typical metrics like delays, crosstalk peaks and reabsorbing time. This work is the basis for an automatic evaluator of interconnect metrics to be used in SoC design space explorations and verification.
A Block-Based Approach for SoC Global Interconnect Electrical Parameters Characterization / Addino, M.; Casu, MARIO ROBERTO; Masera, Guido; Piccinini, Gianluca; Zamboni, Maurizio. - STAMPA. - 2799/2003:(2003), pp. 121-130. (Intervento presentato al convegno PATMOS 2002) [10.1007/978-3-540-39762-5_14].
A Block-Based Approach for SoC Global Interconnect Electrical Parameters Characterization
CASU, MARIO ROBERTO;MASERA, Guido;PICCININI, GIANLUCA;ZAMBONI, Maurizio
2003
Abstract
A method for SoC global interconnect characterization is presented. Buses are partitioned in blocks whose electrical characterization is done using reduced size primitives and extending the results to the original structure. The accuracy is measured on typical metrics like delays, crosstalk peaks and reabsorbing time. This work is the basis for an automatic evaluator of interconnect metrics to be used in SoC design space explorations and verification.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2500985
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo