Design Considerations on a VLSI Prolog Interpreter