In the companion paper [1], an algorithm to calculate the worst case-induced voltages at the terminations of a uniform microstrip line illuminated by an electromagnetic plane wave has been presented. Here, this algorithm is used to calculate the worst case voltage at the ends of a microstrip line terminated by real analog and digital transceivers. Specifically, the influence of the microstrip design parameters and termination impedances on the induced voltage magnitude is analyzed and some design criteria are pointed out.

Worst Case-Induced Disturbances in Microstrip Interchip Interconnects by an External Electromagnetic Plane Wave - Part II: Analysis and Validation / LAGOS BENITES, JORGE LUIS; Fiori, Franco. - In: IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY. - ISSN 0018-9375. - STAMPA. - 53:2(2011), pp. 491-500. [10.1109/TEMC.2010.2089566]

Worst Case-Induced Disturbances in Microstrip Interchip Interconnects by an External Electromagnetic Plane Wave - Part II: Analysis and Validation

LAGOS BENITES, JORGE LUIS;FIORI, Franco
2011

Abstract

In the companion paper [1], an algorithm to calculate the worst case-induced voltages at the terminations of a uniform microstrip line illuminated by an electromagnetic plane wave has been presented. Here, this algorithm is used to calculate the worst case voltage at the ends of a microstrip line terminated by real analog and digital transceivers. Specifically, the influence of the microstrip design parameters and termination impedances on the induced voltage magnitude is analyzed and some design criteria are pointed out.
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2373703
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo