A Chip Set Implementation of a Parallel Cellular Architecture