Hardening FPGA-based systems against SEUs: A new design methodology