Analysis of the robustness of the TMR architecture in SRAM-based FPGAs