Symbolic Timing Analysis and Re-Synthesis for Low Power of Combinational Circuits Containing False Paths