Power Optimization of FPGA-Based Designs without Re-Wiring