This paper addresses the development of computational models of digital integrated circuit input and output buffers via the identification of nonlinear parametric models. The obtained models run in standard circuit simulation environments, offer improved accuracy and good numerical efficiency, and do not disclose information on the structure of the modeled devices. The paper reviews the basics of the parametric identification approach and illustrates its most recent extensions to handle temperature and supply voltage variations as well as power supply ports and tristate devices.
|Titolo:||M[pi]log, Macromodeling via parametric identification of logic gates|
|Data di pubblicazione:||2004|
|Digital Object Identifier (DOI):||10.1109/TADVP.2004.825475|
|Appare nelle tipologie:||1.1 Articolo in rivista|