Variable-size interleaver design for parallel turbo decoder architectures