FPGA Acceleration of Domain-specific Kernels via High-Level Synthesis