VLSI decoding architectures: flexibility, robustness and performance