| Nome |
# |
|
Design of Analog Integrated Circuits Immune to RFI, file e384c42d-f83d-d4b2-e053-9f05fe0a1d67
|
695
|
|
A 0.3-1.2V Schottky-Based CMOS ZTC Voltage Reference, file e384c430-d072-d4b2-e053-9f05fe0a1d67
|
299
|
|
All-Digital High Resolution D/A Conversion by Dyadic Digital Pulse Modulation, file e384c42f-2307-d4b2-e053-9f05fe0a1d67
|
279
|
|
Very low thermal drift precision virtual voltage reference, file e384c42f-06fd-d4b2-e053-9f05fe0a1d67
|
208
|
|
A 300mV-Supply Standard-Cell-Based OTA with Digital PWM Offset Calibration, file e384c431-4ede-d4b2-e053-9f05fe0a1d67
|
175
|
|
A pW-Power Hz-Range Oscillator Operating With a 0.3-1.8-V Unregulated Supply, file e384c430-790f-d4b2-e053-9f05fe0a1d67
|
156
|
|
breaking the boundaries between analogue and digital, file e384c430-de8c-d4b2-e053-9f05fe0a1d67
|
150
|
|
A 300mV-Supply, 2nW-Power, 80pF-Load CMOS Digital-Based OTA for IoT Interfaces, file e384c431-21a1-d4b2-e053-9f05fe0a1d67
|
107
|
|
Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3V, file e384c42f-ff6f-d4b2-e053-9f05fe0a1d67
|
88
|
|
Re-thinking Analog Integrated Circuits in Digital Terms: A New Design Concept for the IoT Era, file e384c432-94f9-d4b2-e053-9f05fe0a1d67
|
72
|
|
Design of Relaxation Digital-to-Analog Converters for Internet of Things Applications in 40nm CMOS, file e384c431-6db9-d4b2-e053-9f05fe0a1d67
|
71
|
|
Digital-based analog processing in nanoscale CMOS ICs for IoT applications, file e384c432-9c42-d4b2-e053-9f05fe0a1d67
|
71
|
|
Characterization of the Susceptibility to EMI of a BMS IC for Electric Vehicles by Direct Power and Bulk Current Injection, file e384c433-b193-d4b2-e053-9f05fe0a1d67
|
70
|
|
Wake-Up Oscillators with pW Power Consumption in Dynamic Leakage Suppression Logic, file e384c430-ed59-d4b2-e053-9f05fe0a1d67
|
68
|
|
Interference of Spread-Spectrum Modulated Disturbances on Digital Communication Channels, file e384c431-355d-d4b2-e053-9f05fe0a1d67
|
65
|
|
Limit Cycle-Free Digitally Controlled DC-DC Converters based on Dyadic Digital PWM, file e384c431-aa8c-d4b2-e053-9f05fe0a1d67
|
63
|
|
Suppression of Quantization-Induced Limit Cyclesin Digitally Controlled DC-DC Converters by Dyadic Digital Pulse Width Modulation, file e384c431-1d98-d4b2-e053-9f05fe0a1d67
|
59
|
|
Fully-Digital Rail-to-Rail OTA with Sub-1,000 μm2 Area, 250-mV Minimum Supply and nW Power at 150-pF Load in 180nm, file e384c432-7846-d4b2-e053-9f05fe0a1d67
|
57
|
|
A Sub-Leakage pW-Power Hz-Range Relaxation Oscillator Operating with 0.3V-1.8V Unregulated Supply, file e384c430-2e39-d4b2-e053-9f05fe0a1d67
|
56
|
|
A Framework for the Development and Monitoring of Digital Control in Power Converters, file e384c432-5203-d4b2-e053-9f05fe0a1d67
|
54
|
|
Fast Simulation of Analog Circuit Blocks under Nonstationary Operating Conditions, file e384c433-dc97-d4b2-e053-9f05fe0a1d67
|
54
|
|
Analog processing by digital gates: fully synthesizable IC design for IoT interfaces, file e384c432-9bcf-d4b2-e053-9f05fe0a1d67
|
51
|
|
Enabling fast power integrity transient analysis through parameterized small-signal macromodels, file e384c431-210a-d4b2-e053-9f05fe0a1d67
|
49
|
|
Interference of Spread-Spectrum Switching-Mode Power Converters and Low-Frequency Digital Lines, file e384c430-0989-d4b2-e053-9f05fe0a1d67
|
48
|
|
FPGA-Based Relaxation D/A Converters With Parasitics-Induced Error Suppression and Digital Self-Calibration, file e384c433-24eb-d4b2-e053-9f05fe0a1d67
|
42
|
|
Fully-synthesizable current-input ADCs for ultra-low area and minimal design effort, file e384c432-0c1b-d4b2-e053-9f05fe0a1d67
|
41
|
|
Dynamic and Static Calibration of Ultra-Low-Voltage, Digital-Based Operational Transconductance Amplifiers, file e384c432-20d2-d4b2-e053-9f05fe0a1d67
|
41
|
|
Design of Digital OTAs With Operation Down to 0.3 V and nW Power for Direct Harvesting, file e384c433-a8a6-d4b2-e053-9f05fe0a1d67
|
41
|
|
Distributed Conversion of Common Mode into Differential Mode Interference, file e384c42e-0e27-d4b2-e053-9f05fe0a1d67
|
38
|
|
Relaxation Digital-to-Analog Converter with Foreground Digital Self-Calibration, file e384c432-45d8-d4b2-e053-9f05fe0a1d67
|
33
|
|
A 300mV-Supply, sub-nW-Power Digital-Based Operational Transconductance Amplifier, file e384c433-b191-d4b2-e053-9f05fe0a1d67
|
33
|
|
Rail-to-Rail Dynamic Voltage Comparator Scalable down to pW-Range Power and 0.15-V Supply, file e384c432-d8db-d4b2-e053-9f05fe0a1d67
|
32
|
|
Electromagnetic Interference and Compatibility, file e384c433-b06a-d4b2-e053-9f05fe0a1d67
|
31
|
|
Capacitance-to-Digital Converter for Operation Under Uncertain Harvested Voltage down to 0.3V with No Trimming, Reference and Voltage Regulation, file e384c433-3082-d4b2-e053-9f05fe0a1d67
|
30
|
|
Fully Synthesizable Low-Area Analogue-to-Digital Converters with Minimal Design Effort Based on the Dyadic Digital Pulse Modulation, file e384c433-f961-d4b2-e053-9f05fe0a1d67
|
29
|
|
A 300mV-Supply, 144nW-Power, 0.03mm2-Area, 0.2-PEF Digital-Based Biomedical Signal Amplifier in 180nm CMOS, file e384c433-abbb-d4b2-e053-9f05fe0a1d67
|
28
|
|
Interference of Spread-Spectrum EMI and Digital Data Links under Narrowband Resonant Coupling, file e384c431-29a3-d4b2-e053-9f05fe0a1d67
|
27
|
|
Limit-cycle free digitally controlled power converter, file e384c433-d51f-d4b2-e053-9f05fe0a1d67
|
26
|
|
Ultra-Low Power and Minimal Design Effort Interfaces for the Internet of Things: Invited paper, file e384c431-f435-d4b2-e053-9f05fe0a1d67
|
23
|
|
Spectral characteristics of DDPM streams and their application to all‐digital amplitude modulation, file e384c432-c453-d4b2-e053-9f05fe0a1d67
|
23
|
|
Minimum-effort design of ultra-low power interfaces for the internet of things, file e384c431-f436-d4b2-e053-9f05fe0a1d67
|
21
|
|
Fully Synthesizable Low-Area Digital-to-Analog Converter With Graceful Degradation and Dynamic Power-Resolution Scaling, file e384c430-6928-d4b2-e053-9f05fe0a1d67
|
20
|
|
Digital Suppression of EMI-Induced Errors in a Baseband Acquisition Front-End including Off-the-Shelf, EMI-Sensitive Operational Amplifiers, file e384c433-ca77-d4b2-e053-9f05fe0a1d67
|
20
|
|
The Effect of EMI Generated from Spread-Spectrum-Modulated SiC-Based Buck Converter on the G3-PLC Channel, file e384c433-edba-d4b2-e053-9f05fe0a1d67
|
18
|
|
A 0.01mm2, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification, file 615a80ff-1158-47a8-8b61-5ff010a6656a
|
14
|
|
Design of an Analog and of a Digital-Based OTA in Flexible Integrated Circuit Technology, file d1e77501-ec29-4ed9-a6e6-83f6e194d4cb
|
14
|
|
RFI-Induced Distortion in Switched-Capacitor Circuits, file e384c432-d6b0-d4b2-e053-9f05fe0a1d67
|
11
|
|
Electromagnetic Interference of Spread-Spectrum Modulated Power Converters in G3-PLC Power Line Communication Systems, file e384c434-350f-d4b2-e053-9f05fe0a1d67
|
11
|
|
Interference of Periodic and Spread-Spectrum-Modulated Waveforms with Analog and Digital Communications, file 68f78757-f5fd-429e-8c37-9c0b1e0aa570
|
10
|
|
Emerging Relaxation and DDPM D/A Converters: Overview and Perspectives, file a79a9598-40f0-41de-8aca-d12aebabf4ba
|
10
|
|
A New Compact Temperature-Compensated CMOS Current Reference, file e384c42e-026e-d4b2-e053-9f05fe0a1d67
|
10
|
|
A Digital-Based Virtual Voltage Reference, file e384c433-2e3e-d4b2-e053-9f05fe0a1d67
|
10
|
|
Limit-Cycle Free, Digitally-Controlled Boost Converter Based on DDPWM, file f1c369b6-877f-44d0-ae81-4c554a45f9e6
|
10
|
|
Design and efficiency analysis of an LCL Capacitive Power Transfer system with Load-Independent ZPA, file 419d4ea2-7628-4540-a8db-1db12a1500b7
|
9
|
|
Analog processing by digital gates: fully synthesizable IC design for IoT interfaces, file e384c432-6006-d4b2-e053-9f05fe0a1d67
|
9
|
|
Low-Voltage, Low-Area, nW-Power CMOS Digital-Based Biosignal Amplifier, file e384c434-b080-d4b2-e053-9f05fe0a1d67
|
9
|
|
DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm, file e384c434-7d92-d4b2-e053-9f05fe0a1d67
|
8
|
|
Direct Digital Sensing Potentiostat targeting Body-Dust, file ebfb423d-7898-42eb-9308-740c778e679c
|
8
|
|
A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components, file 56ea4269-cbfa-4a00-98d4-a9c8decc660d
|
7
|
|
Influence of Random Modulated Power Converter on G3 Power Line Communication, file e384c434-e752-d4b2-e053-9f05fe0a1d67
|
7
|
|
Software-Defined DDPM Modulators for D/A Conversion by General-Purpose Microcontrollers, file e384c434-cb5d-d4b2-e053-9f05fe0a1d67
|
6
|
|
Design of an Analog and of a Digital-Based OTA in Flexible Integrated Circuit Technology, file 207ba612-db02-401b-afbf-19d817dd0298
|
5
|
|
Conversion Time-Power Tradeoff in Capacitance-to-Digital Converters with Dual-Mode Logic, file 4b914813-ac2b-4af9-a38b-6aeabae925ca
|
5
|
|
Emerging Relaxation and DDPM D/A Converters: Overview and Perspectives, file a9ef733d-46fe-4c17-8fde-690e30497e96
|
5
|
|
Efficient BEM-based substrate network extraction in silicon SoCs, file e384c42e-009d-d4b2-e053-9f05fe0a1d67
|
5
|
|
A 300mV-Supply Standard-Cell-Based OTA with Digital PWM Offset Calibration, file e384c431-abda-d4b2-e053-9f05fe0a1d67
|
5
|
|
RFI-Induced Distortion in Switched-Capacitor Circuits, file e384c432-34ec-d4b2-e053-9f05fe0a1d67
|
5
|
|
The Influence of Commercial PC Switched Mode Power Supply Interference on the PRIME PLC Performance, file e384c433-e0be-d4b2-e053-9f05fe0a1d67
|
5
|
|
Standard Cell-Based Ultra-Compact DACs in 40nm CMOS, file e384c433-f962-d4b2-e053-9f05fe0a1d67
|
5
|
|
All-Digital High Resolution D/A Conversion by Dyadic Digital Pulse Modulation, file e384c42f-ffcc-d4b2-e053-9f05fe0a1d67
|
4
|
|
Direct Digital Sensing Potentiostat targeting Body-Dust, file 86b0183b-f8a3-4ec8-ae46-5f2262b7406f
|
3
|
|
Effects of the Switching Frequency of Random Modulated Power Converter on the G3 Power Line Communication System, file cb3a4631-40c9-4aa5-a13b-7bbbacaffa75
|
3
|
|
Relaxation digital-to-analogue converter, file e384c430-fe3f-d4b2-e053-9f05fe0a1d67
|
3
|
|
Enabling fast power integrity transient analysis through parameterized small-signal macromodels, file e384c431-210b-d4b2-e053-9f05fe0a1d67
|
3
|
|
Susceptibility to EMI of a Battery Management System IC for electric vehicles, file e384c432-1030-d4b2-e053-9f05fe0a1d67
|
3
|
|
Limit Cycle-Free Digitally Controlled DC-DC Converters based on Dyadic Digital PWM, file e384c432-8408-d4b2-e053-9f05fe0a1d67
|
3
|
|
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory, file e384c433-0c9b-d4b2-e053-9f05fe0a1d67
|
3
|
|
Amplificatore differenziale digitale a bassissimo consumo, per grandezze continue, in particolare per applicazioni IoT e/o biosensori, file f4b6b4a5-3034-487c-95ba-46cfbc50d0e1
|
3
|
|
Interference of Periodic and Spread-Spectrum-Modulated Waveforms with Analog and Digital Communications, file 1b971264-51c7-4693-91c8-0ac4bc7ba6e8
|
2
|
|
Amplificatore differenziale digitale a bassissimo consumo, per grandezze continue, in particolare per applicazioni IoT e/o biosensori, file 6d356a12-3d99-4911-b206-284b7d155492
|
2
|
|
Electromagnetic Interference of Power Converter with Random Modulation on the Power Line Communication System, file c425c685-1f47-4ad5-b61a-9b2b5033752f
|
2
|
|
A Sub-Leakage pW-Power Hz-Range Relaxation Oscillator Operating with 0.3V-1.8V Unregulated Supply, file e384c430-db0c-d4b2-e053-9f05fe0a1d67
|
2
|
|
A Framework for the Development and Monitoring of Digital Control in Power Converters, file e384c432-3758-d4b2-e053-9f05fe0a1d67
|
2
|
|
Fast Simulation of Analog Circuit Blocks under Nonstationary Operating Conditions, file e384c433-d486-d4b2-e053-9f05fe0a1d67
|
2
|
|
DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm, file e384c434-7d93-d4b2-e053-9f05fe0a1d67
|
2
|
|
Effects of the Switching Frequency of Random Modulated Power Converter on the G3 Power Line Communication System, file 184a4c69-a989-4414-b906-fec3929c1644
|
1
|
|
Amplificatore differenziale digitale a bassissimo consumo, per grandezze continue, in particolare per applicazioni IoT e/o biosensori, file 7a293582-2f4a-4396-bbe0-5e17a192bdf2
|
1
|
|
A 0.01mm2, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification, file aa46c8e2-9d53-4a38-b8bc-73574a9a26a9
|
1
|
|
Conversion Time-Power Tradeoff in Capacitance-to-Digital Converters with Dual-Mode Logic, file c45116b8-077d-427d-96a2-c38d11ff7dac
|
1
|
|
Design of a CMOS opamp input stage immune to EMI, file e384c42d-e57e-d4b2-e053-9f05fe0a1d67
|
1
|
|
Nonlinear effects of radio-frequency interference in operational amplifiers, file e384c42d-e580-d4b2-e053-9f05fe0a1d67
|
1
|
|
Nonlinear effects of RF interference in MOS operational amplifiers, file e384c42e-0072-d4b2-e053-9f05fe0a1d67
|
1
|
|
A critical assessment of the closed-loop bulk current injection immunity test performed in compliance with ISO 11452-4, file e384c42e-1699-d4b2-e053-9f05fe0a1d67
|
1
|
|
Relaxation digital-to-analogue converter, file e384c430-db0e-d4b2-e053-9f05fe0a1d67
|
1
|
|
A pW-Power Hz-Range Oscillator Operating With a 0.3-1.8-V Unregulated Supply, file e384c431-0a87-d4b2-e053-9f05fe0a1d67
|
1
|
|
Suppression of Quantization-Induced Limit Cyclesin Digitally Controlled DC-DC Converters by Dyadic Digital Pulse Width Modulation, file e384c431-355c-d4b2-e053-9f05fe0a1d67
|
1
|
|
Relaxation Digital-to-Analog Converter with Foreground Digital Self-Calibration, file e384c432-2d2b-d4b2-e053-9f05fe0a1d67
|
1
|
|
A 300mV-Supply, 2nW-Power, 80pF-Load CMOS Digital-Based OTA for IoT Interfaces, file e384c432-6beb-d4b2-e053-9f05fe0a1d67
|
1
|
|
A Digital-Based Virtual Voltage Reference, file e384c433-1893-d4b2-e053-9f05fe0a1d67
|
1
|
|
Capacitance-to-Digital Converter for Operation Under Uncertain Harvested Voltage down to 0.3V with No Trimming, Reference and Voltage Regulation, file e384c433-34e4-d4b2-e053-9f05fe0a1d67
|
1
|
| Totale |
3922 |
Archivio Istituzionale della Ricerca