

Reduced Output Swing Capacitance Multiplier for Common-Mode EMI Filtering in Traction Inverters

Original

Reduced Output Swing Capacitance Multiplier for Common-Mode EMI Filtering in Traction Inverters / Fishta, Markeljan; Fiori, Franco. - In: IEEE TRANSACTIONS ON POWER ELECTRONICS. - ISSN 0885-8993. - STAMPA. - (In corso di stampa). [10.1109/TPEL.2026.3682986]

Availability:

This version is available at: 11583/3010797 since: 2026-05-13T12:41:08Z

Publisher:

IEEE

Published

DOI:10.1109/TPEL.2026.3682986

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©9999 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

Reduced Output Swing Capacitance Multiplier for Common-Mode EMI Filtering in Traction Inverters

Markeljan Fishta, and Franco Fiori, *Member, IEEE*

Abstract—The transition from silicon to WBG-based designs in the automotive field has enabled increased power density, which, in turn, leads to a requirement of smaller and smaller Electromagnetic Interference (EMI) filters. In this context, Active and Hybrid EMI Filters (AEF/HEF) have become increasingly popular. However, when dealing with high-voltage systems, the required amplifier output voltage swing can be significant, requiring a high supply voltage, which leads to demanding design constraints. To tackle this issue, the present paper proposes a novel technique to decrease the amplifier output voltage swing. The technique is based on the suppression of the fundamental switching component, with the aid of a notch filter inserted in the interference sensing branch. The proposed technique is validated through experimental tests, showing that the amplifier output voltage swing is reduced by more than 4 times with respect to the conventional design.

Index Terms—Active filters, Conducted emissions, Hybrid EMI filter, Notch filter, Traction inverter

I. INTRODUCTION

RESEARCH on techniques to mitigate conducted Electromagnetic Interference (EMI) in switching converters has increased rapidly in the last years. The main driver of this development has been the transition from Silicon (Si) to Wide Band Gap (WBG) devices, which enables increased power density, making traditional Passive EMI Filters (PEFs) the bottleneck to system volume optimization [1], [2]. Indeed, in automotive inverters, like that represented in Fig. 1, the EMI filter is one of the bulkiest components, occupying potentially up to one third of the inverter volume [3]. In recent years, efforts have been made to decrease the EMI filter volume by mitigating EMI at the source [4], [5], [6], [7], [8], [9]. Another promising research line is the investigation of Active/Hybrid EMI Filters (AEFs/HEFs) [10]. Such filters perform interference sensing, which is elaborated to generate a suitable cancellation signal. The signal elaboration can take place in the analog [11], [12], [13], [14] or digital domain [15], [16], [17], [18]. AEFs are mainly effective at Low Frequency (LF), meaning that the attenuation required from the passive filter components decreases. As a consequence, the PEF cutoff frequency is relaxed and the resulting components, needed for compliance with regulations [19], are smaller. Depending on the sensed and injected quantity, four topologies can be identified for AEFs [10]. Among these, the topology based on Voltage Sensing Current Cancellation (VSCC) has become




Fig. 1: Schematic representation of two-level power inverter, with input EMI filter.

popular [20], [21], [22], since it does not require additional magnetic components to perform sensing and injection.

In a practical implementation, the operation of the AEF is limited by aspects such as bandwidth and stability, which have been investigated in previous works [23], [24], [25]. However, in High-Voltage (HV) applications, the amplifier supply voltage is a critical parameter, as it should be sufficient to accommodate the required output swing. To avoid saturation of the amplifier, the required supply voltage can be significant, such as in [20] where a 60 V supply was used for the HEF in a 400 V converter, in [24] where a 30 V supply was used for the HEF in a 380 V converter, and [26] where a 100 V supply was used in a 380 V application. However, a high supply voltage results in increased design complexity, limited availability of suitable off-the-shelf active components, higher component cost at fixed performance and higher stress on the components. In [27] a technique was presented to improve the amplifier rejection of low-frequency components, mitigating the output voltage saturation, but the proposed circuit was not demonstrated within a real HV application.

The main contribution of the present paper is a novel AEF circuit with reduced amplifier output voltage swing. This, in turn, allows for supply voltage reduction, leading to less demanding design constraints. The remainder of this paper focuses on an overview of the VSCC-based HEF operation, in Sect. II. Then, in Sect. III, the analysis of the amplifier output voltage is performed, followed by the circuit implementation and design of the proposed technique, presented in Sect. IV. Sect. V presents the developed prototype and experimental validation of the proposed circuit. Concluding remarks are given in Sect. VI.

II. COMMON-MODE HYBRID EMI FILTER

A conducted emissions testbench [19] employing a Common-Mode (CM) PEF is shown in Fig. 2(a), where a π topology is considered, while the two blocks to the right and to the left represent the inverter and the Line Impedance Stabilization Network (LISN), respectively. A CM equivalent

Manuscript received Month DD, 2025. (Corresponding author: Markeljan Fishta).

The authors are with the Department of Electronics and Telecommunication, Politecnico di Torino, 10129 Torino, Italy (e-mail: markeljan.fishta@polito.it, franco.fiori@polito.it).




Fig. 2: (a) Conducted emission testbench with π PEF, (b) CM equivalent.

of the setup is given in Fig. 2(b). The CM interference source is represented by the Thévenin equivalent circuit $v_s - Z_s$, while the interference load by Z_L . The PEF is designed to provide an Insertion Loss (IL) higher than a target one, resulting from the emission spectrum excess with respect to the limit [19]. The filter IL is defined as

$$IL(s) = \frac{V_1(s)}{V_1'(s)} \quad (1)$$

where $V_1(s)$ represents the voltage across Z_L prior to the EMI filter insertion, while $V_1'(s)$ represents that after the EMI filter insertion. Assuming $Z_L = R_L$, $Z_s = \frac{1}{sC_s}$ and $C_Y \gg C_s$, for frequencies higher than the filter poles, it results

$$IL_{PEF}(s) \simeq \frac{s^3 L_{CM,PEF} C_Y^2 R_L}{1 + s R_L C_s}, \quad (2)$$

showing that the IL magnitude is proportional to the product $L_{CM} \cdot C_Y^2$. Since the inductor is the bulkiest component in the EMI filter, its value can be decreased by increasing that of the filter capacitors, at fixed IL. However, due to safety constraints [28] the maximum stored charge is limited to 0.2 J, which limits the maximum CM capacitance, leading to larger inductance values required to comply with emission limits. The maximum allowed capacitance decreases with increasing inverter supply voltage, hence the limitation is critical in high-voltage applications.

To overcome this limitation, AEFs can be employed. The working principle of a VSCC AEF is illustrated in Fig. 3. The high-pass (HP) branch $C_{SEN} - R_{SEN}$ senses the interference voltage, v_F , which is amplified by an inverting amplifier with voltage gain $-G$. The amplifier drives the capacitor C_{INJ} , injecting the cancellation current. The equivalent impedance




Fig. 3: Working principle of VSCC AEF.

of such a configuration, considering an amplifier with infinite input impedance and bandwidth, is given by

$$Z_{eq}(s) = \frac{1 + s C_{SEN} R_{SEN}}{s(C_{SEN} + C_{INJ}) + s^2 R_{SEN} C_{SEN} C_{INJ} (1 + G)}. \quad (3)$$

For frequencies above the cutoff of the HP branch, and such that the impedance of C_{INJ} is much lower than R_{SEN} , i.e.,

$$f > \max \left\{ \frac{1}{2\pi R_{SEN} C_{SEN}}, \frac{1}{2\pi R_{SEN} C_{INJ}} \right\}, \quad (4)$$

such an impedance can be approximated as

$$Z_{eq}(s) \simeq \frac{1}{s C_{INJ} (1 + G)}, \quad (5)$$

which shows that, seen from the input port, the injection capacitance is boosted by a factor $(1 + G)$.

The combination of the PEF with the AEF results in an HEF, which enables the filter volume reduction [29], overcoming the maximum CM capacitance limitation. Indeed, the AEF in Fig. 3 can replace some, or all, of the CM capacitors in the PEF. However, due to current stress constrains [25], it is better to employ the AEF at the second filter stage. This results in the schematic of Fig. 4(a). The sensing and injection capacitors are split, so that the circuit senses and compensates the CM interference. Its CM equivalent is shown in Fig. 4(b). The IL of the HEF must be designed so that it is larger or equal to that of the reference PEF, and it can be derived from (2), by letting one $C_Y \rightarrow (1 + G)C_{INJ}$,

$$IL_{HEF}(s) \simeq \frac{s^3 L_{CM,HEF} C_Y (1 + G) C_{INJ} R_L}{1 + s R_L C_s}. \quad (6)$$

Furthermore, assuming $C_{INJ} = C_Y$, and imposing that

$$|IL_{HEF}(\omega)| \geq |IL_{PEF}(\omega)| \quad (7)$$

one gets

$$L_{CM,HEF} \geq \frac{L_{CM,PEF}}{1 + G} \quad (8)$$

effectively reducing the required CM inductance by a factor $(1 + G)$. The remainder of this paper deals with the amplifier employed in the VSCC AEF, more specifically with the swing of its output voltage v_O .




Fig. 4: (a) Conducted emission testbench with π HEF, (b) CM equivalent.

TABLE I: Reference parameters.

Param.	Value	Unit	Param.	Value	Unit
E	400	V	f_{sw}	32	kHz
C_S	10	nF	t_r	100	ns
C_Y	200	nF	L_{CM}	100	μ H
C_{INJ}	200	nF	G	10	
T_H	$T_{sw}/2$		f_H	1	MHz

III. AMPLIFIER OUTPUT VOLTAGE ANALYSIS

Aiming to evaluate the output voltage swing of the amplifier employed in the capacitance multiplier circuit, the schematic of Fig. 4(b) is considered. The amplifier is modeled with the frequency-dependent gain

$$A(s) = -\frac{G}{1 + \frac{s}{2\pi f_H}} \quad (9)$$

where G represents the in-band amplification factor and f_H the dominant pole of the amplifier. The interference source impedance is assumed as capacitive (C_S). The load impedance represents the CM equivalent impedance of the LISN and is considered $Z_L = 25 \Omega$ in this analysis. It is assumed that the interference voltage $v_S(t)$, which represents the CM voltage at the output of the inverter, has a trapezoidal shape, with amplitude E , period $T_{sw} = \frac{1}{f_{sw}}$, pulse duration T_H , and rise and fall times t_r . Assuming that, in band

$$V_O(s) \simeq A(s)V_L(s), \quad (10)$$

the amplifier output voltage can be written as a function of the disturbance source, as

$$\begin{aligned} V_O(s) &= \frac{A(s) \cdot V_S(s)}{1 + \frac{(1+sC'_S Z_{LCM})(1+sC_{INJ}[Z_L(1-A(s))])}{sC'_S Z_L}} \\ &= H(s) \cdot V_S(s) \end{aligned} \quad (11)$$




Fig. 5: Magnitude of $H(f)$ for parameters in Table I, as the amplifier gain and bandwidth are modified.

where Z_{LCM} represents the impedance of the CM choke, $C'_S = C_Y + C_S$, and $V_O(s)$, $V_L(s)$, $V_S(s)$ are the Laplace transform of $v_O(t)$, $v_L(t)$, $v_S(t)$, respectively. The magnitude behavior of the transfer function $H(f)$ for the reference parameters of Table I, as the amplifier gain and bandwidth are modified, is given in Fig. 5. The transfer function results in magnitude peaking around 40 kHz, which is nearly independent from the amplifier gain and bandwidth.

Concerning the disturbance voltage, since it is assumed to be trapezoidal, it can be expanded in Fourier series [30] as

$$v_S(t) = c_0 + \sum_{n=1}^{\infty} |c_n^+| \sin(2\pi n f_{sw} t + \angle c_n) \quad (12)$$

where

$$c_0 = E \frac{T_H}{T_{sw}}, \quad (13)$$

$$|c_n^+| = 2E \frac{T_H}{T_{sw}} \left| \frac{\sin(n\pi T_H/T_{sw})}{n\pi T_H/T_{sw}} \right| \left| \frac{\sin(n\pi t_r/T_{sw})}{n\pi t_r/T_{sw}} \right|, \quad (14)$$

$$\angle c_n = \pm n\pi \frac{T_H + t_r}{T_{sw}} \quad (15)$$

for $n > 0$. From the Fourier coefficients of the source voltage, knowing the transfer function $H(s)$, the amplifier output voltage can be expressed as

$$v_O(t) = \sum_{n=1}^{\infty} A_n \sin(2\pi n f_{sw} t + B_n) \quad (16)$$

with

$$\begin{aligned} A_n &= |c_n^+| \cdot |H(2\pi n f_{sw})| \\ B_n &= \angle c_n + \angle H(2\pi n f_{sw}). \end{aligned} \quad (17)$$

The magnitude of the harmonic components is plotted in Fig. 6, for the disturbance source voltage, $v_S(t)$, and for the amplifier output voltage, $v_O(t)$, considering the parameters of Table I. Due to the assumed symmetry of the waveform, i.e., $T_H = \frac{T_{sw}}{2}$, only the odd harmonics are present. The amplifier output voltage presents a decreasing spectral amplitude, as the frequency increases, meaning that the waveform swing is dominated by the first N_{max} components. Such an observation




Fig. 6: Harmonic components of $v_s(t)$ and $v_o(t)$, for parameters in Table I.

allows for a simplified evaluation of the output voltage in the time domain, using the truncated series

$$v_o(t) \simeq \sum_{n=1}^{N_{\max}} A_n \sin(2\pi n f_{\text{sw}} + B_n) \quad (18)$$

where N_{\max} is picked such that the contribution of the last harmonic has an arbitrarily small effect on the total waveform. In formulae

$$\frac{A_n}{A_1} < \epsilon, \frac{C_n}{C_1} < \epsilon, \forall n \geq N_{\max}, \quad (19)$$

with ϵ being an arbitrary constant. The output voltage was evaluated by means of (18) for different values of N_{\max} , and compared with time-domain simulation results. The voltage swing resulting from the simulation was $v_{o,\text{pp}} = 38.8 \text{ V}$, while the one evaluated by means of (18), with $N_{\max} = 3$, resulted in a relative error of 0.17%, confirming that the amplifier output voltage swing is dominated by the lower harmonic components of the switching waveform.

However, one can notice that EMC standards [19] require the conducted emissions to be below the limit in a specific frequency range. For current generation traction inverters, for high-efficiency operation, the fundamental switching frequency f_{sw} is usually below the lower limit of the regulated band, i.e. 150 kHz. For this reason, this work proposes to suppress the fundamental switching component, ensuring that the AEF does not compensate it. This reduces the amplifier's output swing and, consequently, the required supply voltage for correct operation. To suppress the fundamental switching component, the frequency response of the amplifier, $A(s)$, is modified by multiplying it with a notch response like

$$H_N(s) = \frac{\omega_0^2 + s^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2} \quad (20)$$

where ω_0 is the center frequency and Q is the quality factor. In order to obtain the desired operation, it must be $\omega_0 = 2\pi f_{\text{sw}}$. By doing so, a modified frequency response is obtained for the amplifier, as

$$A'(s) = A(s) \cdot H_N(s), \quad (21)$$




Fig. 7: Magnitude of $H(f)$ and $H'(f)$ for parameters in Table I.




Fig. 8: Output voltage swing, from SPICE simulation, before and after inclusion of the notch filter transfer function in the amplifier transfer function, as the interference amplitude is increased.

which leads to a modified transfer function from the disturbance source to the amplifier output voltage

$$H'(s) = \frac{A'(s)}{1 + \frac{(1+sC'_S Z_{LCM})(1+sC_{\text{INJ}}[Z_L(1-A'(s))])}{sC'_S Z_L}}. \quad (22)$$

A comparison of the transfer functions is shown in Fig. 7. The magnitude of the two transfer functions is roughly the same everywhere, except for the frequencies near f_{sw} , where the notch is positioned, indicating the suppression of the switching component in the amplifier output voltage. SPICE simulations of the circuit in Fig. 4(b) were carried out for the reference parameters in Table I, as E was swept, for the cases prior and after the inclusion of the notch response. The two cases are named *standard* and *proposed*, respectively, hereinafter. The simulation results given in Fig. 8 show that the output voltage swing results proportional to the interference amplitude for both cases. The *proposed* case yields a voltage swing nearly five times smaller than the *standard* case.

IV. CIRCUIT IMPLEMENTATION

Following the theoretical analysis presented in the previous section, which derived the improvement achievable through the proposed technique, this section presents the circuit implementation of the AEF for both the *standard* and *proposed*




Fig. 9: Circuit implementation of (a) *standard* VSCC AEF and (b) output power stage.

topologies. The circuit schematics are presented and the implementation details are discussed with emphasis on the relation between component values and equivalent impedance and stability.

A. Standard circuit implementation and analysis

The AEF shown in Fig. 4(a) is implemented by means of the circuit represented in Fig. 9(a). The amplifier is realized by using an operational amplifier U_1 , followed by an output stage PA , in inverting configuration. The sense resistance is represented by the input resistance of the closed-loop amplifier, i.e., $R_{SEN} = R_1$. The circuit implementation of the output power stage is shown in Fig. 9(b). It is implemented as a push-pull voltage follower, used to boost the output current capability of the OpAmp. The open-loop gain of the complete amplifier, OpAmp and PA , is approximated as a single-pole response

$$A_d(s) = \frac{A_{d0}}{\left(1 + \frac{s}{2\pi f_{P1}}\right)} \quad (23)$$




Fig. 10: (Top) Frequency-dependent capacitance multiplication factor and (bottom) equivalent CM input impedance for the *standard* circuit.

where A_{d0} is the DC gain, $f_{P1} = \frac{f_U}{A_{d0}}$ is the dominant pole frequency and f_U is the unity-gain frequency. Furthermore, it is assumed that the output stage, PA , has an equivalent output resistance r_o . The noninverting input of the amplifier is biased at $V_{REF} = \frac{V_{DD}}{2}$ to maximize the output range. The CM interference sensing is performed by means of two capacitors with value $C_{SEN}/2$ and the injection is performed through two capacitors with value $C_{INJ}/2$, each with a series resistor $2R_{INJ}$. The equivalent CM impedance of the circuit can be evaluated by shorting the two input terminals, and using the Blackman's theorem [31]

$$Z_{eq,std} = Z_{\infty,std} \frac{1 + \frac{1}{T_{SC,std}}}{1 + \frac{1}{T_{OC,std}}} \quad (24)$$

Such a formula allows one to write the equivalent impedance as an ideal term, $Z_{\infty,std}$ assuming that the gain of the amplifier goes to infinity, multiplied by a corrective factor that accounts for the amplifier nonidealities, i.e., its bandwidth limitation and nonzero output resistance. In particular, $T_{OC,std}$ is the return ratio with the impedance calculation port in open circuit and $T_{SC,std}$ is the return ratio with the impedance calculation port in short circuit. Performing the calculations yields

$$Z_{\infty,std}(s) = \frac{1 + sR_1C_{SEN}}{s(C_{SEN} + C_{INJ}) + s^2C_{SEN}C_{INJ}(R_1 + R_2)} \quad (25)$$

and, assuming $C_{INJ} \gg C_{SEN}$

$$Z_{\infty,std}(s) \simeq \frac{1}{sC_{INJ}F_{std}(s)} \quad (26)$$

where

$$F_{std}(s) = \left[1 + \left(\frac{sR_2C_{SEN}}{1 + sR_1C_{SEN}}\right)\right] \quad (27)$$

is the frequency-dependent capacitance multiplication factor, for an ideal amplifier. The behavior of such a term is represented in Fig. 10 for the parameter values given in Table II. At low frequency, the capacitance multiplication factor tends to 1, since the HP sensing network is below cutoff. At high frequency, the factor tends to $\left(1 + \frac{R_2}{R_1}\right)$, from which $G = \frac{R_2}{R_1}$

TABLE II: Reference parameters.

Param.	Value	Unit	Param.	Value	Unit
R_1	2.4	k Ω	R_2	22	k Ω
C_{SEN}	2	nF	C_{INJ}	200	nF
A_{d0}	1e5		f_U	16	MHz
r_0	2	Ω	Q	0.68	
f_0	32	kHz	V_{DD}	20	V

can be determined. To include the amplifier nonidealities, the two return ratios are evaluated as

$$T_{SC, std} \simeq \frac{R_1 A_d(s)}{R_1 + R_2 + r_0 \left(1 + \frac{C_{INJ}}{C_{SEN}}\right) + sr_0 C_{INJ} (R_1 + R_2)}$$

$$T_{OC, std} = A_d(s). \quad (28)$$

The approximation of $T_{SC, std}$ assumes $f > \frac{1}{2\pi R_1 C_{SEN}}$, which is reasonable since the corrective term intervenes at high frequency, where the amplifier open-loop gain decreases. The equivalent impedance has the desired behavior,

$$Z_{eq, std} \simeq Z_{\infty, std} \quad (29)$$

up to a frequency

$$f_{BW} = \sqrt{\frac{f_U}{2\pi r_0 C_{INJ} (1 + G)}} \quad (30)$$

[25], resulting in equivalent series inductance

$$ESL = \frac{r_0}{2\pi f_U}. \quad (31)$$

The impedance behavior is represented in Fig. 10, where a good agreement results between f_{BW} and the resonance point of $Z_{eq, std}$. At low frequency, $Z_{eq, std}$ is close to the impedance of C_{INJ} , while at high frequency, up to f_{BW} , it is close to that of $(1 + G)C_{INJ}$, achieving the desired amplification.

B. Proposed circuit implementation and analysis

To reduce the amplifier output voltage swing, the *proposed* circuit given in Fig. 11(a) is obtained from the *standard* one, by inserting a notch filter in the sensing branch. This way the amplifier does not compensate the frequency component at which the notch filter is tuned. The circuit implementation of the notch filter is given in Fig. 11(b). Such a topology is known as Fliege [32] and the addition of a buffer at its input ensures that the notch circuit presents high input impedance, avoiding central frequency variation due to the upstream impedance. Furthermore, the topology presents low output impedance resulting in good impedance decoupling. The addition of the resistor R_1 towards GND maintains the same cutoff frequency for the HP sensing network and the same nominal gain of the amplifier. To suppress the fundamental switching frequency, the notch must be designed so that its central frequency $f_0 = f_{sw}$. Moreover, the quality factor should be selected so that the notch response does not interfere with the desired impedance behavior in the regulated frequency band. Knowing that the -3 dB frequencies of the notch filter are at

$$f_{-3dB} = f_0 \left(\sqrt{1 + \frac{1}{4Q^2}} \pm \frac{1}{2Q} \right) \quad (32)$$




Fig. 11: Circuit implementation of (a) *proposed* VSCC AEF and (b) notch filter.

the quality factor should be designed so that

$$f_0 \left(\sqrt{1 + \frac{1}{4Q^2}} + \frac{1}{2Q} \right) < 150 \text{ kHz}. \quad (33)$$

Such a constraint translates to $Q > 0.23$ at $f_0 = 32$ kHz. The parameters can be fixed through the component values according to the following relations

$$f_0 = \frac{1}{2\pi R_0 C_0} \quad (34)$$

$$Q = \frac{R_Q}{2R_0}.$$

In automotive traction inverters, the switching frequency might vary with motor speed to optimize dynamic response and efficiency. In such cases the central frequency of the notch filter must track the inverter switching frequency to achieve the desired operation. Central frequency tuning in the application can be obtained by employing programmable resistors [33] in place of R_0 . The equivalent CM impedance of the circuit is evaluated by shorting the two inputs and using the Blackman's formula [31]

$$Z_{eq, prd} = Z_{\infty, prd} \frac{1 + \frac{1}{T_{SC, prd}}}{1 + \frac{1}{T_{OC, prd}}}. \quad (35)$$




Fig. 12: (Top) Frequency-dependent capacitance multiplication factor and (bottom) equivalent CM input impedance for the *proposed* circuit.

Performing the calculations yields

$$Z_{\infty, \text{prd}}(s) = \frac{1 + sR_1 C_{\text{SEN}}}{s(C_{\text{SEN}} + C_{\text{INJ}}) + s^2 C_{\text{SEN}} C_{\text{INJ}} (R_1 + H_N R_2)} \quad (36)$$

and, assuming $C_{\text{INJ}} \gg C_{\text{SEN}}$

$$Z_{\infty, \text{prd}}(s) \simeq \frac{1}{s C_{\text{INJ}} F_{\text{prd}}(s)} \quad (37)$$

where

$$F_{\text{prd}}(s) = \left[1 + H_N(s) \left(\frac{sR_2 C_{\text{SEN}}}{1 + sR_1 C_{\text{SEN}}} \right) \right] \quad (38)$$

is the frequency-dependent capacitance multiplication factor, for an ideal amplifier. The behavior of such a term is represented in Fig. 12. At low frequency, the capacitance multiplication factor tends to 1, since the HP sensing network is below cutoff, while at high frequency the factor tends to $(1+G)$. Differently from the *standard* case, the multiplication factor drops sharply around the notch frequency f_0 . To include the amplifier nonidealities, the two return ratios are evaluated as

$$T_{\text{SC}, \text{prd}} = \frac{R_1 A_d(s)}{R_1 + R_2 + r_0 + sr_0 C_{\text{INJ}} (R_1 + R_2)} \quad (39)$$

$$T_{\text{OC}, \text{prd}} \simeq A_d(s).$$

The approximation of $T_{\text{OC}, \text{prd}}$ assumes $f > \frac{1}{2\pi R_1 C_{\text{SEN}}}$ and $f > f_0$, which is reasonable since the corrective term intervenes at high frequency, where the amplifier open-loop gain decreases. The impedance behavior is represented in Fig. 12, where it can be observed that it inherits the same behavior as the *standard* case for frequencies far from f_0 . Around f_0 , the equivalent impedance has a sharp increase, due to the notch filter inserted in the sensing branch.

C. Stability analysis

The stability of the AEF is evaluated, considering the effect of the LISN, inverter and the passive filter components. Considering the *standard* case first, as shown in Fig. 13, the loop gain is calculated by opening the loop at the cross mark. The CM impedance of the LISN, as specified by [19], is denoted by Z_L , and it is given by

$$Z_L = \left(R_{\text{LISN}} + \frac{1}{sC_{\text{LISN}}} \right) \parallel \left(sL_{\text{LISN}} + \frac{1}{sC_{\text{LISN}}} \right) \quad (40)$$




Fig. 13: Equivalent CM circuit for the stability analysis of the *standard* topology.

where the component values are defined by the standard [19]. The CM equivalent impedance of the inverter is denoted by Z_S . An equivalent impedance, connected between the input of the AEF and ground, can be evaluated as

$$Z_{\text{SL}} = Z_L \parallel \left[Z_{\text{CM}, \text{HEF}} + \left(\frac{1}{sC_Y} \parallel Z_S \right) \right] \quad (41)$$

where $Z_{\text{CM}, \text{HEF}}$ represents the equivalent impedance of the CM choke. The loop gain evaluation yields [34]

$$T_{\text{std}} = T_{\text{sc}} \cdot \frac{1 + \frac{Z_{\text{SL}}}{Z_{\text{N}, \text{std}}}}{1 + \frac{Z_{\text{SL}}}{Z_{\text{D}}}} \quad (42)$$

with

$$T_{\text{sc}} = A_d \cdot \frac{Z_{\text{SEN}}}{Z_{\text{SEN}} + R_2 + r_0 \parallel Z_{\text{INJ}}} \cdot \frac{Z_{\text{INJ}}}{Z_{\text{INJ}} + r_0} \quad (43)$$

$$Z_{\text{N}, \text{std}} = Z_{\text{SEN}} \parallel \left(Z_{\text{INJ}} \cdot \frac{Z_{\text{SEN}}}{R_2 + Z_{\text{SEN}}} \right)$$

$$Z_{\text{D}} \approx Z_{\text{INJ}} + r_0$$

and $Z_{\text{SEN}} = R_1 + \frac{1}{sC_{\text{SEN}}}$, $Z_{\text{INJ}} = R_{\text{INJ}} + \frac{1}{sC_{\text{INJ}}}$. Concerning the *proposed* circuit, the loop gain is evaluated in a similar manner, as

$$T_{\text{prd}} = T_{\text{sc}} \cdot \frac{1 + \frac{Z_{\text{SL}}}{Z_{\text{N}, \text{prd}}}}{1 + \frac{Z_{\text{SL}}}{Z_{\text{D}}}} \quad (44)$$

where

$$Z_{\text{N}, \text{prd}} = Z_{\text{SEN}} \parallel \left(Z_{\text{INJ}} \cdot \frac{Z_{\text{SEN}}}{H_N R_2 + Z_{\text{SEN}}} \right). \quad (45)$$

Both these expressions were evaluated for the parameters assumed in the present study, and their behavior is shown in Fig. 14. In the case of the *standard* circuit, the presence of Z_{SL} causes the loop gain magnitude to drop near its resonance frequency, leading to two additional crossover frequencies. However, near these frequencies, two complex zeros are followed by two complex poles, leading to a phase boost, which is beneficial for stability. Indeed, the phase margins result $\varphi_{\text{m1}, \text{std}} = 115^\circ$ and $\varphi_{\text{m2}, \text{std}} = 137^\circ$ at $f_{\text{T1}, \text{std}} = 235.6$ kHz and $f_{\text{T2}, \text{std}} = 237.4$ kHz, respectively. In the case of the *proposed* circuit, a similar behavior can be observed, with




Fig. 14: Loop gain evaluation for the two circuits (a) magnitude and (b) phase.




Fig. 15: Hybrid EMI filter prototype. The circuit can be reconfigured to include or exclude the notch filter.

phase margins $\varphi_{m1,prd} = 83^\circ$ and $\varphi_{m2,prd} = 165^\circ$ at $f_{T1,prd} = 233.5$ kHz and $f_{T2,prd} = 241.4$ kHz, respectively. In addition, at lower frequencies, the loop gain magnitude of the *proposed* circuit shows a trough at around f_0 due to the notch filter. However, the loop gain at these frequencies is large so no cross-over occurs. Finally, both curves decrease with frequency, resulting in a cross-over around $f_{T3} = 6.5$ MHz with $\varphi_{m3} = 56^\circ$.

V. EXPERIMENTAL RESULTS

A prototype HEF was built for validation purposes, as shown in Fig. 15. The HEF was designed for a rated current of $I = 150$ A, resulting in a required wire cross-section area of 30 mm², with a maximum current density of $J = 5$ A/mm². This prevented the use of wound chokes, leading to the adoption of rigid copper bars with cross-section of 3 mm \times 10 mm. The target attenuation was similar to that of an equivalent PEF, resulting in a decrease of the volume of the CM chokes by 50%. The magnetic core is mounted around the bars, while capacitors are placed on dedicated PCBs. The capacitance multiplier board has been designed so that the notch filter can be included or excluded, for comparison. The employed DM filter was a passive one, the same for both cases. First, small-signal measurements were performed for both circuits. The equivalent CM impedance of the AEF was measured by means of an impedance analyzer [35], and the results are given in Fig. 16. For comparison, the curves corresponding to $C_{INJ} = 200$ nF and to $(1 + G)C_{INJ} = 2$ μ F are represented. It results




Fig. 16: CM equivalent impedance for both circuits.





Fig. 17: Conducted emission measurement test bench (a) schematic and (b) picture.

that both filter versions, at low frequency, show an impedance close to that of C_{INJ} . As the frequency increases, the *standard* solution transitions smoothly towards an equivalent impedance close to that of $(1 + G)C_{INJ}$. The *proposed* filter, on the other hand, shows a narrowband impedance increase near f_{sw} , thanks to the presence of the notch filter, before transitioning towards the desired impedance. Subsequently, measurements were performed to assess the performance of the proposed HEF in the suppression of conducted CM EMI, employing the test setup of Fig. 17(a), a picture of which is shown in Fig. 17(b). A GaN inverter loaded by a motor, switching at $f_{sw} = 32$ kHz is employed. The inverter is supplied through two HV LISNs by a HV power supply. The LISNs, the HEF, the inverter and the motor are all grounded through the solid copper plane covering the table. Such a setup guarantees a low-impedance connection between the ground of the EMI filter, that of the inverter and that of the motor, ensuring a low-impedance path for the CM disturbance current. In the




Fig. 18: Amplifier output voltage for both circuits. The markers represent measurement results while the dashed lines represent the best linear fit. In the case of the *standard* topology, the linear fit was performed on the first three points, as the fourth one coincides with amplifier output saturation.

application, the EMI filter and inverter are typically integrated within the motor enclosure, hence a low impedance connection among these components is achieved through the enclosure itself. First, the inverter supply voltage E was varied and the amplifier output voltage swing was measured. The measurement results are given in Fig. 18. In the figure, the markers represent measurements, while the dashed lines represent straight lines fitting the data. The *standard* topology operates correctly up to $E = 150$ V, while at $E = 200$ V the output of the amplifier saturates due to the supply voltage limitation at $V_{DD} = 20$ V. The *proposed* topology, on the other hand, presents a much smaller output voltage swing, thanks to the notch filter, operating correctly up to $E = 350$ V. It should be highlighted that the maximum value for E is limited for the inverter under consideration, while there is available headroom in the proposed AEF for higher E values. Furthermore, the behavior of the output voltage swing is nearly linear with E in both cases, confirming the initial theoretical analysis and resulting in a constant ratio between the output swing in the two cases. The time-domain behavior of output voltage with $E = 150$ V and $E = 200$ V is given in Fig. 19(a) and Fig. 19(b), respectively. In the case $E = 150$ V both filters operate correctly. Besides the difference in the peak-to-peak value, already discussed, the output voltage of the *standard* filter is dominated by the fundamental switching component while that of the *proposed* filter is dominated by the second harmonic. In the case $E = 200$ V the output of the *standard* filter saturates near the supply rails while the *proposed* filter operates correctly. Such saturation introduces nonlinear distortion and constitutes a limitation of the *standard* topology, as it may increase harmonic content in the conducted EMI spectrum. Conducted emissions at the LISNs were measured with the EMI receiver, and the results are presented in Fig. 20. The inverter was supplied with $E = 350$ V and emissions were measured without the filter and with the *proposed* HEF. The HEF effectively attenuates the conducted interference with some attenuation levels given in Table III. Additionally, conducted EMI measurements were performed with both filters, for comparison. The results are given in




Fig. 19: Time-domain output voltage of the *standard* and *proposed* AEFs with (a) $E = 150$ V and (b) $E = 200$ V.




Fig. 20: Conducted emission measurement results with $E = 350$ V. The EMI receiver was configured with peak detector and $RBW = 9$ kHz from 150 kHz to 30 MHz.

TABLE III: Attenuation provided by the proposed EMI filter.

Frequency (MHz)	Attenuation dB
0.160	28
0.352	50
0.672	60
1.312	54
2.592	32
5.152	42
10.272	31
20.512	5.4

Fig. 21. In these measurements, the inverter was supplied with $E = 150$ V, which is the limit condition for the operation of




Fig. 21: Conducted emission measurement results with $E = 150$ V. The EMI receiver was configured with peak detector and $RBW = 9$ kHz from 150 kHz to 30 MHz.

the standard circuit. A slight increase in conducted emissions is observed for the proposed topology between 5 MHz and 15 MHz. Nevertheless, the two topologies exhibit comparable attenuation within the regulated band overall. By significantly reducing the required amplifier output swing, the proposed topology lowers circuit complexity and cost, and enables operation with higher converter input voltages.

VI. CONCLUSIONS

This paper presented a novel technique to reduce the amplifier output voltage swing in VSCC AEFs for automotive traction inverters. It was shown that the amplifier output voltage is dominated by the fundamental component of the switching waveform. On this basis, considering that such frequency component is outside the EMI regulated band, this paper proposes the use of a notch filter, tuned at the switching frequency, in the sensing branch of the VSCC circuit. A VSCC HEF prototype was built to validate the proposed idea. Small-signal equivalent impedance measurements showed good agreement with predicted curves. Conducted emission measurements confirmed that the proposed filter effectively suppresses interference between 150 kHz and 30 MHz. Finally, measurements of the amplifier output voltage confirmed a reduction of the output voltage swing by nearly four and a half times with respect to the conventional AEF.

ACKNOWLEDGMENTS

The authors would like to thank the Power Electronics Innovation Center (PEIC) at Politecnico di Torino for providing the inverter used in the experimental tests.

REFERENCES

- [1] D. Han, S. Li, Y. Wu, W. Choi, and B. Sarlioglu, "Comparative Analysis on Conducted CM EMI Emission of Motor Drives: WBG Versus Si Devices," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 8353–8363, Oct. 2017.
- [2] J. Reimers, L. Dorn-Gomba, C. Mak, and A. Emadi, "Automotive Traction Inverters: Current Status and Future Trends," *IEEE Transactions on Vehicular Technology*, vol. 68, no. 4, pp. 3337–3350, Apr. 2019.
- [3] H. Movagharnejad and A. Mertens, "Design Methodology for Dimensioning EMI Filters for Traction Drives with SiC Inverters," in *2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe)*. Ghent, Belgium: IEEE, Sep. 2021, pp. 1–10.
- [4] M. Perotti and F. Fiori, "Investigating the EMI Mitigation in Power Inverters Using Delay Compensation," *IEEE Transactions on Power Electronics*, vol. 34, no. 5, pp. 4270–4278, May 2019.
- [5] J. Chen, D. Jiang, W. Sun, Z. Shen, and Y. Zhang, "A Family of Spread-Spectrum Modulation Schemes Based on Distribution Characteristics to Reduce Conducted EMI for Power Electronics Converters," *IEEE Transactions on Industry Applications*, vol. 56, no. 5, pp. 5142–5157, Sep. 2020.
- [6] M. Perotti and F. Fiori, "A Closed Loop Delay Compensation Technique to Mitigate the Common Mode Conducted Emissions of Bipolar PWM Switched Circuits," *IEEE Transactions on Power Electronics*, vol. 36, no. 5, pp. 5450–5459, May 2021.
- [7] E. Raviola, M. Roman, L. Zai, and F. Fiori, "Reduction of CM Conducted Emission With a Small Dummy Leg and the Delay Compensation Technique," in *2023 IEEE Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMC+SIPI)*, Jul. 2023, pp. 542–547.
- [8] M. Fishta, E. Raviola, and F. Fiori, "EMI Reduction at the Source in WBG Inverters: A Comparative Study of Spread-Spectrum Modulation and Auxiliary Switching Leg Techniques," *IEEE Transactions on Electromagnetic Compatibility*, pp. 1–8, 2024.
- [9] A. Barbaro, E. Raviola, and F. Fiori, "Reduction of Common Mode Conducted EMI in GaN-Based Two-Switch Flyback Converters Using the Delay Compensation Technique," in *2025 International Symposium on Electromagnetic Compatibility – EMC Europe*, Sep. 2025, pp. 12–17.
- [10] B. Narayanasamy and F. Luo, "A Survey of Active EMI Filters for Conducted EMI Noise Reduction in Power Electronic Converters," *IEEE Transactions on Electromagnetic Compatibility*, vol. 61, no. 6, pp. 2040–2049, Dec. 2019.
- [11] Y. Zhou, W. Chen, X. Yang, R. Zhang, R. Yan, J. Liu, and H. Wang, "A New Integrated Active EMI Filter Topology With Both CM Noise and DM Noise Attenuation," *IEEE Transactions on Power Electronics*, vol. 37, no. 5, pp. 5466–5478, May 2022.
- [12] Yechi Zhang, Qiao Li, and Dong Jiang, "A Motor CM Impedance Based Transformerless Active EMI Filter for DC-Side Common-Mode EMI Suppression in Motor Drive System," *IEEE Transactions on Power Electronics*, vol. 35, no. 10, pp. 10238–10248, Oct. 2020.
- [13] A. Kumar, Y. Hou, Y. Ramadass, T. Merkin, T. Hegarty, and A. Obidat, "An Active EMI Filter for High-Power Off-Line Applications," in *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Mar. 2023, pp. 2063–2067.
- [14] Yechi Zhang and Dong Jiang, "An Active EMI Filter in Grounding Circuit for DC Side CM EMI Suppression in Motor Drive System," *IEEE Transactions on Power Electronics*, vol. 37, no. 3, pp. 2983–2992, Mar. 2022.
- [15] J. Aigner, M. Lemke, M. Ambaum, T. Dörlemann, and S. Frei, "Digital Active CM EMI Suppression of a DC-DC Converter with Synthesized Switching-Slope Dependent Cancellation Pulses," in *2025 International Symposium on Electromagnetic Compatibility – EMC Europe*, Sep. 2025, pp. 813–818.
- [16] J. Aigner, M. Lemke, T. Dörlemann, and S. Frei, "Broadband Active Common Mode EMI Suppression of a GaN Motor Inverter With Adaptive FIR Filters Using Delay-Compensated Gate Control Signals," *IEEE Transactions on Electromagnetic Compatibility*, vol. 67, no. 4, pp. 1213–1227, Aug. 2025.
- [17] T. Dörlemann, S. Frei, R. Perraud, S. Serpaud, F. Kapaun, and D. Guedon, "Parallel-Cascaded Narrow-Band Adaptive Digital Active EMI Filters for Broadband CM-Noise Reduction in Motor Inverters," *IEEE Transactions on Electromagnetic Compatibility*, vol. 66, no. 5, pp. 1440–1449, Oct. 2024.
- [18] C. Austermann, T. Dörlemann, and S. Frei, "Machine-Learning-Based Parameterization of Adaptive Notch Filters for CM Noise Reduction in Motor Inverters," in *2023 International Symposium on Electromagnetic Compatibility – EMC Europe*, Sep. 2023, pp. 1–6.
- [19] "CISPR 25:2021 - Vehicles, boats and internal combustion engines - Radio disturbance characteristics - Limits and methods of measurement for the protection of on-board receivers," Dec. 2021.
- [20] M. L. Heldwein, H. Ertl, J. Biela, and J. W. Kolar, "Implementation of a Transformerless Common-Mode Active Filter for Offline Converter Systems," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 5, pp. 1772–1786, May 2010.
- [21] K. Zhang, K.-W. Wang, and H. S.-H. Chung, "High-Attenuation Wideband Active Common-Mode EMI Filter Section," *IEEE Transactions on Power Electronics*, vol. 37, no. 5, pp. 5479–5490, May 2022.
- [22] Q. Chen, R. Zhang, Z. Niu, and C. Gong, "Frequency Characteristics of Insertion Loss and Loop Gain of VSCC Feedback Active EMI Filters," *IEEE Transactions on Electromagnetic Compatibility*, vol. 67, no. 1, pp. 139–148, Feb. 2025.

- [23] Y. Chu, S. Wang, and Q. Wang, "Modeling and Stability Analysis of Active/Hybrid Common-Mode EMI Filters for DC/DC Power Converters," *IEEE Transactions on Power Electronics*, vol. 31, no. 9, pp. 6254–6263, Sep. 2016.
- [24] R. Goswami and S. Wang, "Modeling and Stability Analysis of Active Differential-Mode EMI Filters for AC/DC Power Converters," *IEEE Transactions on Power Electronics*, vol. 33, no. 12, pp. 10277–10291, Dec. 2018.
- [25] M. Fishta, P. Montorsi, and F. Fiori, "A Critical Analysis of Amplifier Requirements in Capacitance-Boosting Circuits for EMI Reduction," in *2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)*, Oct. 2024, pp. 1–5.
- [26] M. C. Di Piazza, A. Ragusa, and G. Vitale, "Power-Loss Evaluation in CM Active EMI Filters for Bearing Current Suppression," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 11, pp. 5142–5153, Nov. 2011.
- [27] T. Hegarty, N. Adepu, and A. Godbole, "Multiple Feedback Architecture to Improve the Low-Frequency Immunity of an Active EMI Filter," in *PCIM Conference 2025; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, May 2025, pp. 1122–1128.
- [28] "ISO 6469-3:2021 - Electrically propelled road vehicles - Safety specifications - Part 3: Electrical safety," 2021.
- [29] S. Takahashi, "Simulation-Based Design of the Common-Mode Transformer-Less Hybrid EMI Filter in DC-Fed Motor Drive Systems," *IEEE Access*, vol. 11, pp. 134485–134494, 2023.
- [30] C. R. Paul, *Introduction to Electromagnetic Compatibility*, 2nd ed., ser. Wiley Series in Microwave and Optical Engineering. Hoboken, N.J: Wiley-Interscience, 2006.
- [31] R. B. Blackman, "Effect of feedback on impedance," *The Bell System Technical Journal*, vol. 22, no. 3, pp. 269–277, Oct. 1943.
- [32] B. Carter, "High-speed notch filters," *Analog Applications Journal*, no. 1Q, pp. 19–25, 2006.
- [33] Analog Devices, "ADN2850 - Nonvolatile Memory, Dual 1024-Position Digital Resistor."
- [34] R. Middlebrook, "Null double injection and the extra element theorem," *IEEE Transactions on Education*, vol. 32, no. 3, pp. 167–180, Aug. 1989.
- [35] Keysight, "4192A LF Impedance Analyzer, 5 Hz to 13 MHz."



Markeljan Fishta received the M.Sc. and the Ph.D. in electronic engineering from Politecnico di Torino, Torino, Italy in 2019 and 2023, respectively. From 2023 to 2026 he was a Research Assistant with the Department of Electronics and Telecommunication, Politecnico di Torino, Torino, Italy. Currently, he is a Senior Analog Design Engineer with Analog Devices. His research interests include analog circuit design, power electronics, and electromagnetic compatibility.



Franco Fiori (Member, IEEE) received the Laurea and Ph.D. degrees in electronic engineering from the Technical University of Torino, Italy, in 1993 and 1997, respectively. From 1997 to 1998, he was with STMicroelectronics, Italy, as an R&D team leader. In 1999, he joined as a Researcher the Technical University of Torino. Currently, he is a Full Professor in electronics and Scientific Director of the Microelectronics EMC Laboratory of Politecnico di Torino. He is also a fellow researcher of the Italian Institute of Nuclear Sciences (INFN). In his academic career, he has served as a Principal Investigator for several national and international research projects, mostly on topics dealing with microelectronics and electromagnetic compatibility. He has authored or coauthored more than 200 papers published in international journals and conference proceedings. His research interests include analog circuit design, power electronics, smart power devices, and electromagnetic compatibility.

academic career, he has served as a Principal Investigator for several national and international research projects, mostly on topics dealing with microelectronics and electromagnetic compatibility. He has authored or coauthored more than 200 papers published in international journals and conference proceedings. His research interests include analog circuit design, power electronics, smart power devices, and electromagnetic compatibility.