POLITECNICO DI TORINO
Repository ISTITUZIONALE

Transitions in Multilayer PCB Technology for mmWave Low Loss Transmission Lines

Original
Transitions in Multilayer PCB Technology for mmWave Low Loss Transmission Lines / Ballaera, S.G., Daniel Martinez Perez, J.. - ELETTRONICO. - (2025). (International Conference on Electromagnetics in Advanced Applications ICEAA 2025 Palermo (Ita) 08-12 September 2025) [10.1109/ICEAA65662.2025.11306048].

Availability:
This version is available at: 11583/3003143 since: 2025-09-18T13:48:21Z

Publisher:
IEEE

Published
DOI:10.1109/ICEAA65662.2025.11306048

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright
IEEE postprint/Author's Accepted Manuscript

©2025 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

25 November 2026

Transitions in Multilayer PCB Technology for mmWave Low Loss Transmission Lines

Simone Gaetano Ballaera*, Jorge Daniel Martinez Perez†
* Department of Electronic and Telecommunication, Politecnico di Torino, Torino, Italy
simone.ballaera@polito.it
† I3M, Universitat Politècnica de València, Valencia, Spain
jdmartinez@eln.upv.es

***Abstract*—This paper presents a transition from coplanar waveguide to stripline capable of operating over the DC–67 GHz frequency range. The proposed structure is a vertical through-via transition, fabricated using PCB technology and designed for on-wafer probe measurements. Full-wave electromagnetic simulations have been performed to evaluate the S-parameters of both the single transition and a back-to-back configuration including a 30 mm stripline section. In the back-to-back configuration, the measured insertion loss is less than 2.2 dB, while the return loss exceeds 20 dB across the entire frequency band of interest.**

***Index Terms*—Low-loss transmission lines, PCB, Coplanar Waveguide, Stripline, RF circuits, Transitions, Full-wave simulations, millimeter-wave**

I. Introduction

NOwadays, coplanar waveguide-to-stripline transitions in Printed Circuit Board (PCB) technology can be easily designed from DC up to 30 GHz. However, emerging microwave and millimeter-wave circuits require increasingly advanced transitions capable of functioning at higher frequencies. In addition, these transition should be fully compatible with standard PCB manufacturing technologies to avoid expensive fabrication costs.

The goal of this paper is to investigate and design a through-via transition from coplanar waveguide (CPW) to stripline in the DC-67 GHz frequency band. In this study, the following key objectives are addressed:

- Explore impedance matching techniques and vias design considerations to minimise signal reflections and impedance mismatches;
- Carry out electromagnetic simulations to verify the validity of the structure designed and perform optimisations.

To this end, an experimental design was developed to investigate the through-via transition from a coplanar waveguide to a stripline in a multilayer PCB. The stack-up was carefully configured with alternating signal and ground layers to minimize crosstalk and prevent unwanted resonances, ensuring stable signal integrity. The dimensions and spacing of the traces were meticulously determined based on the target impedance values for both the coplanar waveguide and the stripline, optimizing signal propagation. To further enhance performance, vias were strategically placed to minimize impedance mismatches and reduce parasitic effects. Additionally, via stub was optimized to mitigate signal degradation at higher frequencies. Grounded via fences were also considered to improve isolation. These design considerations are crucial for achieving efficient transitions in high-frequency PCB layouts, enabling seamless integration into advanced microwave and millimeter-wave circuits.

II. Methodology and design

The electromagnetic simulation software Ansys HFSS was utilized to analyze the electrical characteristics of the CPW-to-stripline transition. The simulation model incorporates the PCB geometry, material properties, and transmission line configurations. The simulation employs the finite element method (FEM) to obtain impedance, insertion loss, return loss, and other relevant parameters. The stackup includes 8 layers planning to implement two different transitions on two different layers for a total width of $860\,\mu\mathrm{m}$, but only one of the two will be analyzed. Tachyon 100G was chosen as substrate material, which has a dielectric constant $\epsilon_r \simeq 3.02$ and a loss tangent $\delta = 0.0021$, which are very constant over the entire band and a wide temperature range of -55°C to +125°C. When working with laminates at high frequencies, it is essential to consider their similarities to a parallel plate waveguide loaded with dielectric material and open walls. We can assess its natural resonant frequencies to ensure that a high-frequency laminate is suitable for a particular frequency range. Such resonances arise between the upper and lower copper planes when the laminate is $\lambda/2$ thick at the operating frequency. It is best to avoid this resonance and weaker resonances at fractions of the 1/2 wavelength, such as 1/4 or 1/8 wavelength. A laminate thickness of 1/10 of the wavelength is a safe choice to prevent unwanted resonances. Considering a material with a dielectric constant of $\epsilon_r = 3.24$ at the frequency of f_{MAX}= 67 GHz, the worst case for the chosen material, we obtain a maximum laminate thickness given by:

$$t = \frac{\lambda}{10} = \frac{c}{10\sqrt{\epsilon_r} f_{MAX}} = 249\mu m \tag{1}$$

Moreover, following some preliminary tests with different sizes, a thin stack-up performs better and allows the creation of circuits with a smaller volume, so the thinnest possible stack-up was chosen. Once the stack-up has been determined, the next step is the realisation within it of the transmission lines of interest, i.e. CPW and stripline (Fig. 1). The two transmission lines are designed in order to have a characteristic impedance of 50Ω.



Fig. 1. CPW (top) and stripline (bottom) structures



Fig. 2. Caracteristic impedance vs Stripline catchpad radius (grey = 200um, red = 250um, orange = 300um, green = 350um)



Fig. 3. Transition structure

Looking at the CPW structure, the presence of vias surrounding the signal line is evident, which connect the ground planes and provide enhanced isolation. The same technique can be applied to the stripline, and it will later be implemented for the stripline as well. These shielding vias also make it possible to reduce crosstalk, but they must be positioned appropriately. In fact, they create a kind of semi-closed resonant cavity that can also lead to a worsening of high-frequency cross-talk.

As observed in the resonance frequency analysis of the laminates within the stack-up, here we also calculate, as a first approximation, the half-wavelength value. This calculation accounts for the distance between the vias and the signal line, as well as the pitch between the vias.

To connect the two transmission lines, a through-hole via was chosen. This type of via penetrates the entire substrate, is easier and cheaper to fabricate, but terminates in an open-ended stub. The insertion of a via causes a discontinuity in the characteristic impedance, leading to signal reflection. This discontinuity is mainly due to the via's structure, which includes pads, anti-pads, and non-functional pads, introducing parasitic capacitances and inductances that significantly impact performance at high frequencies. To minimize these discontinuities, Time Domain Reflectometry (TDR) simulations were conducted, varying the catchpad, stub, and anti-pad sizes, as illustrated in Fig.2. Through TDR analysis, the optimal dimensions of the various parameters were determined.

The radius of all the vias is set to $125\,\mu$m, the radius of the catchpad on the outer face is $200\,\mu$m, while the one in the inner layer has a $250\mu m$ radius, finally the radius of the antipad is $400\,\mu$m.

III. Results

The final design of the CPW-to-stripline transition, highlighting the signal traces as well as the grounding and shielding vias, is shown in Fig. 3. The S parameters of the final transition are presented in Fig. 4. It can be observed that the return loss exceeds 24 dB across the entire band of interest, while the insertion loss remains below 0.3 dB.

A back-to-back configuration was then implemented in preparation for future fabrication, enabling experimental measurements. This configuration features a 30 mm long stripline and its S parameters are provided in Fig. 5. In this case, a return loss exceeding approximately 20 dB is observed across the entire band, while the insertion loss remains below 2.2 dB.

Table I presents a comparison between the state of the art and the proposed work. Various transitions have been reported, mainly through-via, realised on ceramic substrates (LTCC) or with classical PCB technologies. This comparison demonstrates that the transition introduced in this study performs quite well, despite its wide bandwidth.

TABLE I
COMPARISON OF STATE OF THE ART TRANSITIONS

	BW (GHz)	Structure	Technology	IL (dB)	RL (dB)
[1]	DC-9.8	Through-Via	PCB	<1.2	>8.7
[2]	76-81	Through-Via	PCB	<2.1	>10
[3]	2-18	Through-Via	PCB	<0.2	>19
[4]	57-67	Through-Via	LTCC	<1.72	>20
[5]	DC-100	Through-Via	LTCC	<2.49	>9.8
[6]	60-110	No Vias	LCP	<2	>13
This work	DC-67	Through-Via	PCB	<2.2	>20



Fig. 4. Transition S parameters



Fig. 5. S parameters B-to-B configuration with 30mm stripline

IV. CONCLUSIONS

A vertical through-via transition from coplanar waveguide to stripline capable of operating over the DC–67 GHz frequency range is designed. Full-wave electromagnetic simulations have been performed to evaluate the S-parameters

All the geometry requirements of the PCB elements, like the minimum vias diameter, the minimum spacing between signal lines and ground planes and the dimensions of pads and anti-pads are satisfied. The operating frequency band is DC-67 GHz as required with a return loss greater than 24 dB and an insertion loss less than 0.3 dB for the highest frequency.

REFERENCES

[1] M. Leib, M. Mirbach, and W. Menzel, "An ultra-wideband vertical transition from microstrip to stripline in PCB technology," in 2010 IEEE International Conference on Ultra-Wideband, Nanjing, China: IEEE, Sep. 2010, pp. 1–4. doi: 10.1109/ICUWB.2010.5614563.

[2] D. Schwarz, N. Riese, A. Durr, and C. Waldschmidt, "A Broadband Multilayer Vertical Transition at 79 GHz Employing FR4 as Core Material," in 2021 51st European Microwave Conference (EuMC), London, United Kingdom: IEEE, Apr. 2022, pp. 700–703. doi: 10.23919/EuMC50147.2022.9784202.

[3] C. Wang, L. Xu, Y. Chen, Q. Kong, and Z. Gu, "Ultra-Wideband CPW-to-Stripline Transition Based on a Multilayered PCB Structure," in 2021 13th International Symposium on Antennas, Propagation and EM Theory (ISAPE), Zhuhai, China: IEEE, Dec. 2021, pp. 01–03. doi: 10.1109/ISAPE54070.2021.9753217.

[4] C.-C. Tsai, Y.-S. Cheng, T.-Y. Huang, Y. A. Hsu, and R.-B. Wu, "Design of Microstrip-to-Microstrip Via Transition in Multilayered LTCC for Frequencies up to 67 GHz," IEEE Trans. Compon., Packag. Manufact. Technol., vol. 1, no. 4, pp. 595–601, Apr. 2011, doi: 10.1109/TCPMT.2011.2104416.

[5] D. M. Nair, W. E. McKinzie, B. A. Thrasher, M. A. Smith, E. D. Hughes, and J. M. Parisi, "A 10 MHz to 100 GHz LTCC CPW-to-stripline vertical transition," in 2013 IEEE MTT-S International Microwave Symposium Digest (MTT), Seattle, WA, USA: IEEE, Jun. 2013, pp. 1–4. doi: 10.1109/MWSYM.2013.6697612.

[6] Y. Zhang, S. Shi, R. D. Martin, P. Yao, F. Wang, and D. W. Prather, "Ultra-Wideband Vialess Microstrip Line-to-Stripline Transition in Multilayer LCP Substrate for E - and W -Band Applications," IEEE Microw. Wireless Compon. Lett., vol. 27, no. 12, pp. 1101–1103, Dec. 2017, doi: 10.1109/LMWC.2017.2750400.