

AMBEATion: New Algorithm for Generation IC Matched Structures with Respecting Linear and Non-linear Gradient Parameter Effects

Original

AMBEATion: New Algorithm for Generation IC Matched Structures with Respecting Linear and Non-linear Gradient Parameter Effects / Barri, Dalibor; Vacula, Patrik; Kot, Vlastimil; Nemazal, Jan; Vacula, Miloš; Jahier Pagliari, Daniele; Daghero, Francesco; Risso, Matteo; Xie, Chen; Grosso, Michelangelo. - ELETTRONICO. - (2024), pp. 1-4. (International Conference on Applied Electronics Pilsen (CZ) 4-5 October 2024) [10.1109/ae61743.2024.10710229].

Availability:

This version is available at: 11583/2999075 since: 2025-10-16T09:20:04Z

Publisher:

IEEE Computer Society

Published

DOI:10.1109/ae61743.2024.10710229

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

AMBEATion: New Algorithm for Generation IC Matched Structures with Respecting Linear and Non-linear Gradient Parameter Effects

Dalibor Barri
STMicroelectronics
Prague, Czech Republic
dalibor.barri@st.com

Patrik Vacula
STMicroelectronics
Prague, Czech Republic
patrik.vacula@st.com

Vlastimil Kotě
STMicroelectronics
Prague, Czech Republic
vlastimil.kote@st.com

Jan Nemazal
STMicroelectronics
Prague, Czech Republic
jan.nemazal@st.com

Miloš Vacula
STMicroelectronics
Prague, Czech Republic
milos.vacula@st.com

Daniele Jahier Pagliari
Politecnico di Torino
Turin, Italy
daniele.jahier@polito.it

Francesco Daghero
Politecnico di Torino
Turin, Italy
francesco.daghero@polito.it

Matteo Rizzo
Politecnico di Torino
Turin, Italy
matteo.rizzo@polito.it

Chen Xie
Politecnico di Torino
Turin, Italy
chen.xie@polito.it

Michelangelo GROSSO
STMicroelectronics
Turin, Italy
michelangelo.grosso@st.com

Abstract— This paper presents an innovative algorithm designed by AMBEATion consortium for optimizing the position of the critical structures in semiconductor integrated circuits (IC). The consortium, includes global semiconductor companies and leading universities, aims to address this challenge. The algorithm showcased its efficacy through testing on 6 600 diverse cases, particularly focusing on the 3rd order of the non-linear gradient of the environment. The results reveal high-quality matched performance, exemplified by minimal threshold voltage mismatches for current mirrors. The algorithm's versatility makes it a recommended solution for varied applications. It emphasizes the need for configuring control parameters efficiently within the modified Simulated Annealing (SA) methodology, highlighting its significance in achieving optimal computational efficiency and performance across different technological domains.

Keywords— IC layout optimization, Simulated Annealing, matching of the critical structures, semiconductor development.

I. INTRODUCTION

At the present time, the high demand for the best electrical performances of the Analog and Mixed-Signal integrated circuits (AMS ICs) is required. To achieve the highest quality of the electrical performances in the ICs, the physical designs (layouts) of the semiconductor devices should be designed accordingly.

The semiconductor devices can be categorized into two primary types: active and passive components. Active components predominantly consist of Metal-Oxide-Semiconductor (MOS) transistors and bipolar transistors (BJT). Passive components are exemplified by resistors and capacitors. Both active and passive components undergo common modeling and monitoring during process development and manufacturing through parametric testing [1]. This development yields measured data directly describing attributes such as resistances, capacitances, gate capacitances, threshold voltages, or limitations of the tested components, such as voltage classes and maximum drain currents. These parameters and their statistical ranges define the properties and potential applications of the components, serving as crucial information for IC designers. Adhering to

this data, IC designers can make informed decisions in selecting the necessary components to achieve the desired properties in their integrated circuits.

Analog integrated circuit blocks, including components like analog-to-digital converters, digital-to-analog converters, operational amplifiers, voltage references, voltage comparators, and filters, as well as their sub-parts like differential pairs, current mirrors, and resistance dividers, heavily rely on the electrical performance of basic components. This performance is significantly influenced by the layout of semiconductor devices [2-3]. When there is a discrepancy between the desired value set by the analog circuit front-end designer and the actual value on a specific silicon wafer after the fabrication process, this phenomenon is referred to as parametric mismatch [4].

Parametric mismatch is generally categorized as either random mismatch or systematic mismatch. Random mismatch, often process-dependent, arises from factors such as random dopant fluctuations [5-6], lithography edge roughness [7], or grain boundary effects [8-9]. It impacts key component properties like threshold voltage (V_{th}), mobility $F(\mu)$, and gate capacitance (C_{ox}). Typically modeled as a Gaussian distribution, random mismatch scales inversely with the square root of the active device area [10]. To halve mismatch, the area must quadruple, presenting a trade-off between area and matching accuracy [11]. This trade-off can conflict with other performance criteria, such as speed, parasitic capacitance, parasitic resistance, and silicon area.

On the other hand, systematic mismatch depends on the position of matched components on a silicon wafer and can be well-understood through the concept of layout environment effects. This category includes effects like lithography and etch effects, such as a well proximity effect (WPE) [12] and topography steps [13], as well as mechanical stress effects like local stress asymmetries and shallow trench isolation (STI) [14]. Systematic variations may reach the same level as random variations, and if a random mismatch is reduced by increasing the area, the systematic mismatch can become dominant [15]. Additionally, increasing the area accentuates the gradient effect of higher orders, emphasizing the need to find optimal solutions that reduce systematic mismatch, especially for higher orders.

II. STATE-OF-THE-ART

While there are existing methodological proposals [16] aimed at mitigating systematic mismatch, their effectiveness remains limited. The commonly employed approach is the use of a common centroid layout pattern. Unfortunately, this pattern can only reduce linear gradient effects when each device utilizes $2N$ unit cells [17-18]. Recent research introduces a methodology [19] capable of addressing asymmetrical patterns but is restricted to linear process gradients. To that knowledge, there is currently no deterministic methodology capable of eliminating systematic mismatch for a random number of unit cells. Therefore, it is crucial to develop an algorithm that can identify an appropriate solution based on accurate assessments of the IC layout matched structure [20].

The primary objective of this paper is to present an innovative algorithm for generating IC matched structures that appropriately account for both linear and non-linear gradient parameters [21]. This algorithm relies on the meta-heuristic simulated annealing methodology (SA) [21], which has been improved through the adaptation of its control parameters based on statistical analysis. Additionally, in layouts where a common centroid cannot be achieved, the proposed method can determine the placement that minimizes deviation from an ideal common-centroid arrangement.

Importantly, none of the prior works detail how to configure the control parameters of the modified SA algorithm to reduce computation time for finding the right solution without employing other algorithms. For instance, heuristic algorithms like genetic evolution algorithm, differential evolution algorithm, etc., have not been explored for this purpose in previous research.

III. NEW ALGORITHM

Let's evaluate the arrangement of L instances, where the instances can be MOS transistors, capacitors, resistors, diodes, and other critical components. In this paper, M_1, M_2, \dots, M_L MOS transistors are considered, where each MOS transistor (M_1, M_2, \dots, M_L), consists of many N_1, N_2, \dots, N_L nominal unit elements M_U . All these nominal units are connected in parallel within the IC. Subsequently, each MOS transistor is characterized by the expression:

$$M_i = M_U N_i \quad (1)$$

where $i = 1, 2, \dots, L$.

The entire set of MOS transistors units should be laid out in a matrix with a predefined number of rows (*row*) and columns (*clm*). The matrix may not have an ideal aspect ratio due to constraints predetermined by the location on the silicon wafer. For the cases where the total number of unit elements (M_U) is not a multiple of the number of rows and columns, the remaining vacant spaces in the matrix are filled with dummy transistors (M_D).




Fig. 1. New algorithm to correctly generate/optimized IC matched structures

The total number of the nominal unit elements that should be properly laid out is given by the expressions (2, 3):

$$M_{U_Total} = row \cdot clm \quad (2)$$

resp.

$$M_{U_Total} = \sum_{i=1}^L (M_i) + M_D = \sum_{i=1}^L (M_U N_i) + M_D \quad (3)$$

In the initial step of the new modified Simulated Annealing (SA) algorithm, the user specifies the desired number of rows (*row*) and columns (*clm*) for the layout matrix, denoted as "START" (Fig. 1). This step holds significant importance because it determines the aspect ratio of the matched structure on the silicon chip and establishes the count of dummy transistors. Subsequently, the algorithm randomly generates a pattern, a sequence of MOS transistors utilized in the designated matrix. Alternatively, the random generation can be substituted with a non-random arrangement of components, such as common-centroid, interdigitated, cross-coupled, etc. At this stage, we obtain the initial matrix filled with a randomly generated pattern, which will be optimized to achieve the best solution in the shortest time possible.

The input control parameters of the SA algorithm are temperature (*T*), cooling (*C*), temperature stabilization as (*run_{attempt}*), radius *r* and short *sh*. As the first input control parameter that will be studied is radius *r*.

The radius *r* delineates the exploration area within which the SA algorithm can execute swapping operations. An illustration of the swapping components is provided in the subsequent figures (Fig. 2 and Fig. 3). In the first figure (Fig. 2), the scenario is depicted where the radius *r* from the reference component "A" (highlighted in yellow) encompasses all components. This implies that all components are eligible to participate in the swapping operation, where x_{order} signifies the placement order of instances in the horizontal direction, and y_{order} signifies the placement order in the vertical direction. Determining the initial value of the *r* parameter is crucial, and it is derived as:

$$r_{max} = \sqrt{x_{range}^2 + y_{range}^2} \quad (4)$$

where x_{range} is a range of the instances in the horizontal direction, y_{range} is a range of the instances in the vertical direction.




Fig. 2. The illustration identifies instances eligible for swapping with the reference one (highlighted in yellow) based on the current radius (solid line), where (a) encompasses all possible instances. Subsequently, (b) involves a filtering procedure to prevent self-swapping (highlighted in red), as it is not meaningful and would introduce additional computation time.




Fig. 3. Swapping operation II, (a) before swapping of the selected components (yellow and green colour rectangles), (b) after swapping of the selected components (yellow and green colour rectangles)

In Fig. 3 is shown swapping process of two components on the reduced exploration radius. During the initial round of the new SA algorithm, the radius attains its maximum value as determined by function (4). In subsequent rounds of the algorithm, the radius parameter undergoes reduction by:

$$r_i = r_{i-1} - sh \quad (5)$$

where *sh* is defined as:

$$sh = \frac{r_{max} - r_{min}}{\frac{i_{total}}{run_{attempt}}} \quad (6)$$

where i_{total} is maximum number of SA iteration, r_{min} is minimal *r* distance ($r_{min} = 0.5$), $run_{attempt}$ denotes the maximum number of iterations for a specific configuration of the *T* and *C* parameters. The radius value is adjusted when the current run counter equals $run_{attempt}$, as indicated in Fig. 1.

The shortening process is depicted in Fig. 3, where each round of the SA algorithm (indicated by dotted circles) demonstrates a progressively reduced radius. The solid circle represents the current round of the SA algorithm, while the dotted circles indicate the potential radius parameters for the previous and next rounds. The figure also illustrates a swapping operation in the third round of the SA algorithm. Fig. 3a showcases the situation before the components are swapped, and Fig. 3b illustrates the situation after the swapping of components "A" and "B."

The swapping process follows a specific methodology. In each round of the SA algorithm, one reference component is selected. From this reference component, another component is randomly chosen within the specified range determined by the radius parameter. Subsequently, the algorithm verifies the name difference between the reference and the randomly selected components. If their names are different, the swapping operation is executed.

The two remaining parameters, namely temperature (*T*) and cooling rate (*C*), follow the fundamental principles of the SA algorithm as defined in [21].

IV. EXPERIMENTAL RESULTS AND DISCUSSION

To validate the efficacy of the new algorithm, it has undergone testing and comparison across 6 600 distinct test cases, specifically focusing on optimization of the 3rd order of the non-linear gradient of the environment. Patterns were generated from three instances, *A*, *B*, *C*, and dummies *D*, with modules ranging from 0 to 10. Various topologies were considered, altering the number of rows from 1 to 6. In each

test case, instance A served as the reference instance. Below are two examples illustrating the final matched patterns for current mirrors (CM) with a high level of matched performance. The ultimate mismatch of threshold voltages for the CM, as defined in [20], is zero microvolts in the first case (Example I) and four microvolts in the second case (Example II). It is very good results as confirmed in [21].

An example I:

- 9x A, 6x B
- 3x rows, 5x columns

A	B	A	B	A
B	A	A	A	B
A	B	A	B	A

Fig. 4. Example I shows the pattern found for the following conditions: 9xA, 6xB, 3x rows and 5x, columns.

An example II:

- 9x A, 3x B, 3x C
- 3x rows, 5x columns

A	C	A	B	A
B	A	A	A	C
A	C	A	B	A

Fig. 5. Example II shows the pattern found for the following conditions: 9xA, 6xB, 3xC, 3x rows and 5x, columns.

This paper introduces an innovative algorithm designed to identify an optimal pattern for critical structures, not solely within the semiconductor development path of integrated circuits but also applicable in scenarios where consistent high performance is demanded across an area. This innovative methodology is highly recommended for a broad range of applications, including positioning discrete components on printed circuit boards.

REFERENCES

- [1] A. Y. Wong, "A statistical parametric and probe yield analysis methodology [IC manufacture]," Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, MA, USA, 1996, pp. 131-139, DOI: 10.1109/DFTVS.1996.572012.
- [2] R. H. Dennard, F. H. Gaensslen, H. -N. Yu, V. L. Rideout, E. Bassous and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," in IEEE Journal of Solid-State Circuits, vol. 9, no. 5, pp. 256-268, Oct. 1974, DOI: 10.1109/JSSC.1974.1050511.
- [3] S. K. Saha, "Effect of Statistical Dopant Fluctuations on Threshold Voltage of Emerging Devices," in IEEE Journal of the Electron Devices Society, vol. 9, pp. 985-994, 2021, DOI: 10.1109/JEDS.2021.3120661
- [4] H. Tuinhout, N. Wils and P. Andricciola, "Parametric Mismatch Characterization for Mixed-Signal Technologies," in IEEE Journal of Solid-State Circuits, vol. 45, no. 9, pp. 1687-1696, Sept. 2010, DOI: 10.1109/JSSC.2010.2051478.
- [5] C. Gupta, S. Dey, H. Agarwal, R. Goel, C. Hu and Y. S. Chauhan, "Analysis and Modeling of Temperature and Bias Dependence of Current Mismatch in Halo-Implanted MOSFETs," in IEEE Transactions on Electron Devices, vol. 65, no. 9, pp. 3608-3616, Sept. 2018, DOI: 10.1109/TED.2018.2853989.
- [6] A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D 'atomistic' simulation study," IEEE Trans. Electron Devices, vol. 45, no. 12, pp. 2505-2513, Dec. 1998, DOI: 10.1109/16.735728.X
- [7] Y. Sha et al., "Line edge roughness analysis and simulation at advanced litho process," 2023 International Workshop on Advanced Patterning Solutions (IWAPS), Lishui, Zhejiang Province, China, 2023, pp. 1-3, DOI: 10.1109/IWAPS60466.2023.10366102.
- [8] J. G. Fernandez, N. Seoane, E. Comesaña and A. García-Loureiro, "Pelgrom-Based Predictive Model to Estimate Metal Grain Granularity and Line Edge Roughness in Advanced Multigate MOSFETs," in IEEE Journal of the Electron Devices Society, vol. 10, pp. 953-959, 2022, DOI: 10.1109/JEDS.2022.3214928.
- [9] A. Sudarsanan, S. Venkateswarlu and K. Nayak, "Impact of Fin Line Edge Roughness and Metal Gate Granularity on Variability of 10-nm Node SOI n-FinFET," in IEEE Transactions on Electron Devices, vol. 66, no. 11, pp. 4646-4652, Nov. 2019, DOI: 10.1109/TED.2019.2941896
- [10] R. Varma, V. Dokania, A. Sarkar and A. Islam, "MOSFET aspect ratio optimization for minimized transistor mismatch at UDSM technology nodes," 2015 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India, 2015, pp. 1-4, DOI: 10.1109/ICCCI.2015.7218134.
- [11] M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching properties of MOS transistors," in IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989, DOI: 10.1109/JSSC.1989.572629
- [12] LAN, M. F., TAMMINEEDI, A., GEIGER, R. Current mirror layout strategies for enhancing matching performance, Analog Integrated Circuits and Signal Processing, July 2001, vol. 28, no. 1, p. 9-26. DOI: 10.1023/A:1011237602078
- [13] C. Ndiaye, V. Huard, R. Bertholon, M. Rafik, X. Federspiel and A. Bravaix, "Layout Dependent Effect: Impact on device performance and reliability in recent CMOS nodes," 2016 IEEE International Integrated Reliability Workshop (IIRW), South Lake Tahoe, CA, USA, 2016, pp. 24-28, DOI: 10.1109/IIRW.2016.7904894
- [14] R. W. Gregor, "On the relationship between topography and transistor matching in an analog CMOS technology," in IEEE Transactions on Electron Devices, vol. 39, no. 2, pp. 275-282, Feb. 1992, DOI: 10.1109/16.121683.
- [15] S. K. Marella and S. S. Sapatnekar, "Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 12, pp. 2907-2920, Dec. 2018, DOI: 10.1109/TVLSI.2018.2866290
- [16] HE, C., DAI, X., XING, H., CHEN, D. New layout strategies with improved matching performance, Analog Integrated Circuits and Signal Processing, December 2006, vol. 49, no. 3, p. 281-289. DOI: 10.1007/s10470-006-9705-1
- [17] SAINT, CH., SAINT, J. IC Mask Design: Essential Layout Techniques, New York (USA), McGraw-Hill, 2002. ISBN: 0-07-138996-2
- [18] DAI, X., HE, CH., XING, H., CHEN, D., GEIGER, R. An nth order central symmetrical layout pattern for nonlinear gradients cancellation, IEEE International Symposium on Circuits and Systems, ISCAS 2005, Kobe (Japan), 2005, vol. 5, p. 4835-4838. DOI: 10.1109/ISCAS.2005.1465715
- [19] K. Murotatsu and K. Fujiyoshi, "Adjacent common centroid placement for analog IC layout design," 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Ishigaki, Japan, 2014, pp. 619-622, DOI: 10.1109/APCCAS.2014.7032857.
- [20] SOARES, C. F. T., and PETRAGLIA, A. Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Oct. 2015, vol. 34, no. 10, p. 1691-1695. DOI: 10.1109/TCAD.2015.2419624
- [21] BARRI, D., JAKOVENKO, J. An algorithm for assessment IC matched structure with respecting nth-order gradient parameter effects, IMAPS Flash Conference 2017, Brno (Czech Republic), November 9-11 2017, p. 72-73. ISBN: 978-80-214-55335-1
- [22] KIRKPATRICK, S., GELATT, C. D., and VECCHI, M. P. Optimization by simulated annealing, Science, 1983, vol. 220, p. 671-680