

Modelling of a Multi-Period Damped Resonant DC-DC Converter with Capacitive Isolation

Original

Modelling of a Multi-Period Damped Resonant DC-DC Converter with Capacitive Isolation / Cerutti, Stefano; Pavone, Mario Giuseppe; Musolino, Francesco; Crovetto, Paolo Stefano. - ELETTRONICO. - (2024), pp. 2975-2981. (2024 IEEE Energy Conversion Congress and Exposition (ECCE) Phoenix (USA) 20-24 Ottobre 2024)
[10.1109/ecce55643.2024.10861624].

Availability:

This version is available at: 11583/2997508 since: 2025-02-14T08:14:58Z

Publisher:

IEEE

Published

DOI:10.1109/ecce55643.2024.10861624

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

Modelling of a Multi-Period Damped Resonant DC-DC Converter with Capacitive Isolation

Stefano Cerutti

*Department of Electronics
and Telecommunications
Politecnico di Torino, Italy
stefano.cerutti@polito.it*

Mario Giuseppe Pavone

*ST Microelectronics srl
Catania, Italy
mario.pavone@st.com*

Francesco Musolino

*Department of Electronics
and Telecommunications
Politecnico di Torino, Italy
francesco.musolino@polito.it*

Paolo Stefano Crovetto

*Department of Electronics
and Telecommunications
Politecnico di Torino, Italy
paolo.crovetto@polito.it*

Abstract—A new step-down Multi-Period Damped Resonant (MPDR) DC-DC converter for Capacitive Power Transfer (CPT) is proposed in this article for a grid adapter. The proposed solution is based on a Series Resonant Converter that exploits multiple resonant periods for the power transfer. In this way, it is possible to reduce the size of the resonant passive components while operating at lower switching frequencies, to reduce the impact of the switching losses of the active devices. Compared to other CPT solutions, the converter exploits a unique inductor as compensation network, improving the power density and reducing the design complexity. The converter operation and its analytical modelling based on a first-harmonic approximation modified with time-domain corrections are illustrated. The article includes a generalized design procedure to size the resonant inductance and select the switching frequency in order to produce the desired output voltage, and simultaneously achieve the ZVS turn-ON of the input FETs. The proposed model is validated in simulation and experimentally, showing high accuracy in both the operating modes of the converter.

Index Terms—Capacitive Power Transfer, DC-DC conversion, Laptop charger, Power Converter Modelling, Series Resonant Converters.

I. INTRODUCTION

In the last few years, power converters based on Capacitive Power Transfer (CPT) have become a popular alternative to Inductive Power Transfer (IPT) to provide the galvanic isolation in applications requiring high power density and conversion efficiency, such as portable devices chargers [1].

The state of the art solutions for power grid adapters exploit multiple techniques to meet the required high step-down voltage gain from the rectified grid with a low component count. Some of them are based on buck-derived single-switch topologies such as the Single-Stage-Single-Switch (S4) converter [2] or the Integrated-Buck-Buck-Boost (IBuBuBo) [3]. Despite the high peak efficiencies above 88%, the active switch is subjected to a high voltage stress and operates in hard-switching. Another transformerless solution is the Semi-Quadratic Buck converter in [4], which is proved to exhibit improved step-down voltage gain and Total Harmonic Distortion (THD) compared to the conventional Buck converter. The hard-switching operation, which bounds the switching frequency below 100 kHz, and the presence of multiple inductors

and filter capacitors limit the power density of these Pulse-Width-Modulated (PWM) solutions.

To simultaneously increase conversion efficiency and power density, resonant converters based on high-frequency transformers and Wide-Bandgap devices (WBG) have recently become popular in many applications [5], [6], thanks to the superior performances compared to Silicon devices [7]. Solutions relying on Inductive Power Transfer (IPT) exploit the transformer turns ratio as a degree of freedom to provide the required voltage gain and the parasitic magnetizing inductance to achieve the zero-voltage switching of the input power devices. In this cases, the transformer typically represents the bottleneck for the conversion efficiency [6], [7]. In contactless chargers, moreover, IPT converters suffer of high sensitivity to misalignment between primary and secondary coil [8].

Capacitive Power Transfer (CPT) converters, on the other hand, exploit two isolating capacitors to transfer power through a high-frequency electrical field, and are typically lighter and more tolerant to misalignments [9]. CPT-based converters are gaining attention in a variety of applications, from low power [10] to high power charging systems [11]. One of the main limitations of conventional CPT converters is the adoption of complex compensation networks at both primary and secondary sides, and the dependence of the resonant frequency on the passive components tolerances [12].

In this work, to overcome some of the above-mentioned limitations of the state of the art power grid adapters, a frequency-modulated Series Resonant Converter (SRC) based on a Multi-Period Damped Resonance (MPDR) is proposed, allowing to simplify the compensation network to a single inductor and to limit the negative impact of components tolerances. Compared to a conventional SRC, the active devices of the converter (GaN FETs) operate at a lower switching frequency than the resonance frequency. This approach allows at the same time to reduce the size of the passive components, designed to resonate at a higher frequency, without increasing the switching losses of the active devices: as a result, it provides a potential solution to increase both the conversion efficiency and power density.

The rest of the article is divided as follows: Section II describes the operating principle and the mathematical modelling of the proposed MPDR-SRC, Section III presents a generalized




Figure 1: (a) Full schematic of the proposed converter; (b) Schematic of the equivalent SRC.

approach to design the resonant tank and select the switching range so as to achieve the desired output voltage and the ZVS turn-ON of the input power devices, while Section IV presents the experimental validation of the modelling at a reduced voltage operation.

II. CONVERTER OPERATION AND MODELLING

The proposed MPDR-SRC topology is shown in Fig. 1a. It includes a half-bridge inverter (F_1 and F_2), the resonant tank (composed by the two isolating capacitors $C_1 = C_2 = C$ and the resonant inductor L , which resonate at f_{res}) and a diode-bridge rectifier (D_{1-4}). Filter capacitors C_{in} and C_{out} are added to stabilize the input and output voltages, respectively. For the description of the converter steady-state operation, the following assumptions are considered:

- V_{in} and V_{out} are assumed to be constant during a switching cycle;
- the half-bridge FETs are ideal;
- the dead time is assumed to be negligible compared to the duration of a switching period;
- the rectifier diodes are ideal, except for their forward conduction voltage V_γ .
- the passive components of the resonant tank, namely L and the isolating capacitors C , are ideal.

The FETs F_1 and F_2 switch at frequency f_{sw} (with $f_{\text{sw}} \ll f_{\text{res}}$), 50% duty cycle and 180° phase shift, so that v_{sw} assumes a square wave behaviour and the converter operation is symmetric in the two halves of the period. For modelling purposes, the First-Harmonic Approximation (FHA) is applied to the simplified SRC shown in Fig. 1b, in which the isolating capacitances are replaced by an equivalent capacitor $C_{\text{eq}} = \frac{C}{2}$ and the rectifier input behaves as an equivalent resistive load R_{eq} . Instead of the conventional $R_{\text{eq}} = \frac{8}{\pi^2} R$ [14], the rectifier efficiency $\alpha_\gamma = \frac{1}{1 + \frac{2V_\gamma}{V_{\text{out}}}}$ is included to provide a more accurate expression of R_{eq} :

$$R_{\text{eq}} = \frac{\frac{4}{\pi} (RI_{\text{out}} + 2V_\gamma)}{\frac{\pi}{2} I_{\text{out}}} = \frac{8}{\pi^2} \frac{R}{\alpha_\gamma}. \quad (1)$$

Notice that, with the made assumptions, the other contributions of resistive losses in the SRC loop are considered to be negligible compared to R_{eq} . Once R_{eq} is defined, the converter operation is fully described by the second-order differential

equation in (2), characterized by $\omega_{\text{res}} = \frac{1}{\sqrt{LC_{\text{eq}}}}$ undamped resonance frequency and $\gamma = \frac{R_{\text{eq}}}{2L}$ damping coefficient:

$$\begin{cases} \frac{d^2 v_C}{dt^2} + \frac{R_{\text{eq}}}{L} \frac{dv_C}{dt} + \omega_{\text{res}}^2 v_C = \omega_{\text{res}}^2 V_{\text{in}} \\ v_C(0) = V_0 \\ \frac{dv_C}{dt}(0) = \frac{i_L(0)}{C_{\text{eq}}} = \frac{I_0}{C_{\text{eq}}} \end{cases}. \quad (2)$$

Assuming an underdamped resonance operation ($L\omega_{\text{res}} > R_{\text{eq}}$), the solutions $i_L(t)$ and $v_C(t)$, parametrized by the unknown initial conditions V_0 and I_0 , are expressed in (3) and (4), respectively.

$$i_L(t) = e^{-\gamma t} \left[\left(\frac{V_{\text{in}} - V_0}{\omega_{\text{res}} L} - \frac{\gamma}{\omega_{\text{res}}} I_0 \right) \sin(\omega_{\text{res}} t) + I_0 \cos(\omega_{\text{res}} t) \right] \quad (3)$$

$$v_C(t) = V_{\text{in}} + e^{-\gamma t} \left[\left(\frac{\gamma}{\omega_{\text{res}}} (V_{\text{in}} - V_0) + \omega_{\text{res}} L I_0 \right) \sin(\omega_{\text{res}} t) - (V_{\text{in}} - V_0) \cos(\omega_{\text{res}} t) \right] \quad (4)$$

The time-domain expressions of $i_L(t)$ and $v_C(t)$ show that the sinusoidal waveforms, in each half period, are damped by the exponential term $e^{-\gamma t}$. For sufficiently high quality factors, the oscillations do not get extinguished by the end of the half period, and this condition is referred to as Partially Damped Oscillations (PDO) mode. The main SRC waveforms in this operating mode are qualitatively shown in Fig. 2a. For very high quality factors ($L\omega_{\text{res}} \gg R_{\text{eq}}$), the waveforms collapse to sinusoids (undamped resonant operation).

On the other hand, for low quality factors (but still larger than 1) the oscillations are likely to be completely damped within the end of the half period, as shown in Fig. 2b. This condition occurs when the rectifier primary voltage $v_p(t)$ (shown in Fig. 1a) is not sufficient to forward-bias the rectifier diodes $D_1 - D_3$ (or $D_2 - D_4$) through the complete half switching cycle: as a result, the resonant oscillations get completely damped. In this article, this operating mode will be referred to as Completely Damped Oscillations (CDO) mode.

Notice that, contrarily to conventional SRC operated at resonance, in this converter the switching frequency f_{sw} is a degree of freedom and is selected to be $\ll f_{\text{res}}$, resulting in multiple resonant oscillations inside a switching period.




Figure 2: Qualitative waveforms of switching node voltage v_{sw} , capacitor voltage v_C and inductor current i_L of the equivalent SRC: (a) PDO mode; (b) CDO mode.

With this approach, it is possible to reduce the size of passive components in the circuit operating at high resonance frequencies (thus increasing the power density), while at the same time limiting the switching losses of the high-voltage FETs, which work at a lower f_{sw} .

Generalized analytical expressions of $V_0(f_{sw}, R)$ and $I_0(f_{sw}, R)$ (for both the PDO and CDO mode) can be derived exploiting the symmetric operation of the converter, as shown qualitatively in Fig. 2a:

$$\begin{cases} i_L\left(\frac{T_{sw}}{2}\right) = -i_L(0) = -I_0 \\ v_C\left(\frac{T_{sw}}{2}\right) = V_{in} - v_C(0) = V_{in} - V_0 \end{cases} \quad (5)$$

The combination of (3)–(4) and (5) leads to closed-form expressions of I_0 and V_0 :

$$\begin{cases} I_0 = -\frac{V_{in}}{\omega_{res}L} \frac{B_{fR}}{A_{fR}^2 + B_{fR}^2} \\ V_0 = V_{in} \left(1 - \frac{A_{fR}}{A_{fR}^2 + B_{fR}^2}\right) \end{cases}, \quad (6)$$

where, for compactness of notation:

$$A_{fR} = 1 + e^{-\frac{\gamma}{2k_{sw}}} \left[-\frac{\gamma}{\omega_{res}} \sin\left(\pi \frac{f_{res}}{f_{sw}}\right) + \cos\left(\pi \frac{f_{res}}{f_{sw}}\right) \right] \quad (7)$$

$$B_{fR} = e^{-\frac{\gamma}{2k_{sw}}} \sin\left(\pi \frac{f_{res}}{f_{sw}}\right) \quad (8)$$

The ideal static characteristic is the result of the integral of the instantaneous power transferred at the switching port:

$$\begin{aligned} P_{in}(f_{sw}, R) &= \frac{1}{T_{sw}} \int_0^{T_{sw}} v_{sw}(t) \cdot i_L(t) dt \\ &= C_{eq} f_{sw} V_{in} (V_{in} - 2V_0(f_{sw}, R)). \end{aligned} \quad (9)$$

In the CDO mode, it is easily proved from (7) and (8) that $I_0 \rightarrow 0$ (thus the FETs turn ON at zero current) and $V_0 \rightarrow 0$. This result provides a mathematical proof of the completely damped oscillations operation. A relevant consequence is that

Table I: Rated design specifications of the converter.

Specification	Value
V_{in}	330 V
V_{out}	20 V
P_{out}	60 W

(9) collapses to a linear function of f_{sw} that is independent of the load:

$$P_{in}(f_{sw}) = C_{eq} f_{sw} V_{in}^2. \quad (10)$$

It is possible to prove from (9) that, in the PDO mode, the static characteristic exhibits local power peaks at the odd sub-harmonics of f_{res} ($\frac{f_{res}}{2n+1}$, $n \in \mathbb{N}$), and local power minima at the even sub-harmonics ($\frac{f_{res}}{2n}$, $n \in \mathbb{N}$). At increasing load resistances, however, the increased damping eliminates the effect of the resonant oscillations and the power-frequency characteristic tends to become linear, as correctly predicted by (10). Independently on the working mode, the output voltage can be derived from the input power as:

$$V_{out} = \sqrt{RP_{in}(f_{sw}, R)}. \quad (11)$$

III. DESIGN

The complete analytical modelling of the converter operation allows to derive a detailed design procedure for the resonant tank and the switching frequency range for a given set of specifications. The goal of the design is the optimization of efficiency and power density for the given rated specifications. In the present case, a grid adapter is designed for the specifications reported in Tab. I, which are typical of a laptop charger. Although the CDO mode allows a load-independent power transfer, higher conversion efficiencies can be achieved when the converter operates in the PDO mode: with a proper design, as explained in this section, it is possible to achieve the ZVS commutation of the input FETs at rated operation, to reduce the switching losses. For this reason, the following design steps are based on the analytical equations referred to the PDO case, namely (3), (6) and (9). The proposed design procedure is here illustrated step by step:

- 1) identify the rated design specifications: V_{in} , V_{out} , $R = \frac{V_{out}^2}{P_{out}}$;
- 2) make some preliminary design choices on the resonance frequency and capacitance range. In the present case, $f_{res} = 300$ kHz and C is selected in the 10 nF – 50 nF range. The resulting inductances to satisfy the resonance frequency range approximately between 10 μ H and 50 μ H. This choice may be corrected in the following steps if no solution meets the ZVS and output voltage requirements simultaneously;
- 3) select the FETs and identify their equivalent output capacitance $C_{oss,eq}$. In order to achieve the ZVS turn-ON of the high-side FET, the energy stored in the inductor at the beginning of the switching period must satisfy (12):

$$I_0 < -V_{in} \sqrt{\frac{2C_{oss,eq}}{L}} \quad (12)$$




Figure 3: Output voltage V_{out} , inductor initial current I_0 and inductor RMS current I_{RMS} as function of frequency, for different values of inductance L and fixed resonance frequency 300 kHz. (a) Identification of the frequency intervals for which $I_0 < 0$ A (highlighted in green) and $I_0 > 0$ A (highlighted in red). (b) Zoom on the 50 kHz – 80 kHz range and identification of the I_0 and I_{RMS} occurring at $V_{out} = 20$ V. Notice that a larger L increases the absolute value of I_0 (higher turn-OFF losses) and at the same time reduces the RMS current (lower conduction losses). Inductances below $20 \mu\text{H}$ do not allow to achieve $V_{out} = 20$ V in the selected frequency range.




Figure 4: Simulated output voltage or power and converter efficiency as function of the load resistance at: (a) Fixed output power ($P = 60$ W); (b) Fixed output voltage ($V_{in} = 20$ V); (c) Fixed frequency ($f_{sw} = 75$ kHz).

- 4) evaluate $I_0(f_{sw})$ at the rated load and for various inductance values and identify the frequency ranges for which $I_0 < 0$ (green bands in Fig. 3a). These frequency ranges are good candidates for the achievement of the ZVS. From (6), it's possible to prove that:

$$I_0(f_{sw}) < 0 \iff \frac{f_{res}}{2k+1} < f_{sw} < \frac{f_{res}}{2k}, k \in \mathbb{N}. \quad (13)$$

Among the available options, an intermediate frequency range should be selected, which ensures a good trade-off between turn-OFF losses of the input FETs and ZVS margin at lighter load conditions. In the present case, the 60 kHz – 75 kHz range is considered;

- 5) evaluate $V_{out}(f_{sw})$ from (11) and determine the inductances which allow to achieve $V_{out} = 20$ V within the selected frequency range (as shown in Fig. 3b, top pane). In the present case, there is no solution for $L < 20$ μ H. At the same time, the inductance should be sufficiently large to meet (12) at the 20 V frequency.
- 6) further considerations can be done on the selection of the inductance once the minimum bound is determined. A larger L (higher quality factor) increases the initial current I_0 and thus increases the turn-OFF losses of the half-bridge FETs. On the other hand, a lower L (lower quality factor) increases the RMS current of the tank but, in general, allows to decrease the inductor losses. An approximated expression for the RMS current of the inductor can be derived from (3) assuming an undamped sinusoidal waveform:

$$I_{L,RMS} \approx \frac{1}{\sqrt{2}} \sqrt{\left(\frac{V_{in} - V_0}{\omega_{res} L} - \frac{\gamma}{\omega_{res}} I_0 \right)^2 + I_0^2} \quad (14)$$

The behaviours of I_0 and $I_{L,RMS}$ for various inductor values are represented in Fig. 3b (middle and bottom panes, respectively).

In the present case, it is possible to prove that the minimum L achieving the voltage and ZVS requirements at the rated load is 18 μ H. From the analysis performed in Section II, a lighter load results in lower I_0 , making it more difficult to achieve the ZVS turn-ON for the same selected inductance. As a result, for a more conservative design, the presented procedure could be repeated for a reduced output power. Clearly, the final design should be adjusted on the basis of the available commercial capacitors. The proposed modelling and design were validated by an experimental prototype employing the components listed in Tab. II.

The input FETs should be selected according to the maximum voltage stress ($V_{in} = 330$ V). The designed prototype employs 650 V GaNFETs to reduce the switching losses, thanks to the reduced gate capacitance compared to Silicon MOSFETs for the same rated voltage. 630 V, 22 nF Multi-Layer Ceramic Capacitors (MLCC) were selected for the isolating capacitors. Their minimum voltage rating can be derived from (4). A custom inductor was realized with a toroidal core and 25 turns, resulting in $L = 28.5$ μ H.

Table II: Main components of the prototype.


Prototype component	Part number
FETs $F_{1,2}$	SGT120R65AL
Capacitors C (22 nF)	C3225C0G2J223K230AA
Inductor L (28.5 μ H)	Custom (Kool M μ core, 25 turns)
Rectifier diodes D_{1-4}	STPS5L60
Input capacitor (680 μ F)	B43642




Figure 5: Picture of the prototype.

The core material and shape were selected so as to keep the temperature increase of the inductor below 40 $^{\circ}$ C in the worst-case operation. The adopted L and C resonate at $f_{res} \approx 284$ kHz. The present design is proved to satisfy the ZVS requirement for $P_{out} \geq 40$ W, 60 V, 5 A Schottky diodes were employed for the output rectifier. Finally, a 680 μ F electrolytic capacitors was selected to stabilize the DC rail voltage.

Fig. 4 shows some simulations results extracted on LTSpice [13] performed with the Spice models of the same components of the prototype. The primary goal of the simulations was to validate the mathematical modelling and refining the design so as to optimize the conversion efficiency at the rated power condition. All the simulations refer to the nominal input voltage condition, $V_{in} = 330$ V, and were performed at multiple load conditions, to analyze the converter performances in a realistic charging scenarios. Fig. 4a shows the output voltage (analytical from (11) and simulated) and the conversion efficiency at rated power operation ($P = 60$ W). At each load condition, f_{sw} was manually adjusted to maintain a constant output power. Intuitively, for the same power, an increasing load resistance results in a higher efficiency, thanks to the lower conduction losses in all the components. Fig. 4b shows output power and efficiency variations at fixed output voltage, $V_{out} = 20$ V. The efficiency curve is affected by two concurrent effects of the load variation: an increasing load resistance reduces the conduction losses, but also decreases the possibility to achieve the ZVS of the GaNFETs. Fig. 4c shows output power and efficiency at fixed frequency operation, $f_{sw} = 75$ kHz. In this case, an increasing load resistance modifies both output voltage and power simultaneously. The simulated output power



(a)



(b)


Figure 6: Comparison of analytical, simulated and experimental inductor current and C_1 capacitor voltage waveforms at $f_{sw} = 40$ kHz, at reduced voltage operation: (a) PDO mode ($V_{in} = 50$ V, $R = 3$ Ω); (b) CDO mode ($V_{in} = 50$ V, $R = 30$ Ω).

is compared with the analytical model expressed in (9), which shows high fitting accuracy.


IV. EXPERIMENTAL VALIDATION

A prototype was built according to the proposed design approach and for the specifications in Tab. I. The top-layer view of the PCB prototype is shown in Fig. 5. The DC-link electrolytic capacitor C_{in} and the toroidal core resonant inductor represent the most critical components to the converter power density and could be objects of further improvements. The inductor design, for instance, significantly affects both power density and conversion efficiency. The adoption of an air-core inductor would eliminate the core losses associated to the high frequency magnetic field. At the same time, however, the large number of turns required for the minimum inductance to meet the output voltage and ZVS requirements would result in a bulky inductor [9].

Fig. 6 shows the preliminary experimental validation of the modelling at scaled-down operation ($V_{in} = 50$ V). Figs. 6a and 6b compare the experimental and analytical waveforms of i_L



(a)



(b)

Figure 7: Comparison of analytical, simulated and experimental static characteristics $P(f_{sw})$ at reduced voltage operation: (a) PDO mode ($V_{in} = 50$ V, $R = 3$ Ω); (b) CDO mode ($V_{in} = 50$ V, $R = 30$ Ω).

and v_{C1} , in a PDO and CDO mode condition, respectively. In the CDO mode case, a time-domain correction is applied to take into account the discontinuity of current in the definition of R'_{eq} , similar to the approach adopted in [15] for LLC converters:

$$R'_{eq} = 2n_{periods} \frac{f_{sw}}{f_{res}} R_{eq}, \quad (15)$$

where $n_{periods}$ is the number of resonant periods inside a half switching cycle, during which there is an effective power transfer. The modified FHA model corrected with (1) and (15) provides a very accurate description of the circuit waveforms.

Figs. 7a and 7b compare the experimental and simulated static characteristics in the CDO and PDO modes with the analytical results provided by (10) and (9), respectively. The results refer to a scaled-down voltage operation, as in Fig. 6. The time-domain corrections (1) and (15) are still taken into account to improve the fitting. As explained in Section II, the static characteristic exhibits power peaks and valleys in the PDO mode, and a linear behaviour in the CDO mode. The measurements prove that the proposed analytical modelling

Table III: Comparison of the proposed DC-DC converter with the state of the art solutions for grid adapter.

Reference	Converter type	Active switches	Diodes	Magnetic components	Capacitors	Switching technique	Output power / voltage
[2]	Buck-derived	1	3	3 inductors	3	Hard switching	100 W/19 V
[3]	Buck-derived	1	3	3 inductors	3	Hard switching	100 W/19 V
[4]	Buck-derived	2	3	2 inductors	3	Hard switching	65 W/24 V
[6]	IPT	4	0	1 transformer - 1 inductor	3	Soft switching	170 W/28 V – 42 V
[7]	IPT	3	0	1 transformer	3	Soft switching	90 W/19.5 V
[8]	IPT	4	4	1 transformer	3	Soft switching	100 W/20 V
[9]	CPT	2	4	1 inductor	4	Soft switching	90 W/19.5 V
Proposed	CPT	2	4	1 inductor	4	Soft switching	60 W/20 V

well-fits the experimental converter operation and may serve the purpose of a closed-loop controller design.

Tab. III compares the proposed MPDR-SRC with some of the most recent step-down grid adapters, in terms of number of components, rated specifications and switching technique. Compared to buck-derived topologies, the proposed converter exhibits a lower number of inductors and filter capacitors, resulting in an improved power density. In addition, the soft-switching operation should result in an improved conversion efficiency. The IPT-based topologies and the CPT charger in [9] are all based on a high-frequency resonant operation of the converters FETs. For the same rated power and FET selection, the proposed converter is expected to exhibit reduced FET losses thanks to the exploitation of the multi-period resonant power transfer. A thorough experimental validation at rated voltage operation will be part of the future development of this work.

V. CONCLUSIONS

The analytical modelling and preliminary experimental validation of a capacitively isolated DC-DC converter for grid adapter applications has been presented. The converter operates as a series resonant converter that exploits multiple resonant periods to transfer power. With this approach, it is possible to achieve a high power density by employing a high frequency resonance tank, at the same time reducing the switching losses of the active switches, which operate at lower frequency. The FHA-based analytical modelling exploits time-domain corrections to improve the mathematical description on a wide range of load resistances and switching frequencies, and is suited for the design of a closed-loop controller. Simulations and preliminary experimental tests on a prototype at scaled-down voltage conditions validate the accuracy of the modelling in both the operating modes of the converter.

REFERENCES

- [1] M. Z. Erel, K. C. Bayindir, M. T. Aydemir, S. K. Chaudhary and J. M. Guerrero, "A Comprehensive Review on Wireless Capacitive Power Transfer Technology: Fundamentals and Applications," *IEEE Access*, vol. 10, pp. 3116-3143, 2022.
- [2] Y. Chen, Z. Zhong and Y. Kang, "Design and Implementation of a Transformerless Single-Stage Single-Switch Double-Buck Converter With Low DC-link Voltage, High Step-Down, and Constant Input Power Factor Features," *IEEE Transactions on Power Electronics*, vol. 29, no. 12, pp. 6660-6671, 2014.
- [3] S. -K. Ki and D. D. -C. Lu, "A High Step-Down Transformerless Single-Stage Single-Switch AC/DC Converter," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, pp. 36-45, 2013.
- [4] D. S. Ambhore, M. Veerachary and B. Singh, "A Semi-Quadratic Buck PFC Converter with Less Input Current Distortion," *2023 IEEE IAS Global Conference on Renewable Energy and Hydrogen Technologies (GlobConHT)*, pp. 1-4, 2023.
- [5] S. Sinha, B. Regensburger, A. Kumar, and K. Afridi, "A very-high-power-transfer-density GaN-based capacitive wireless power transfer system," *IEEE 2017 5th Workshop on WBG Power Devices and Applications*, pp. 360-365, 2017.
- [6] J. Weimer, D. Koch, M. Nitzsche, J. Haarer, J. Roth-Stielow and I. Kallfass, "Miniaturization and Thermal Design of a 170 W AC/DC Battery Charger Utilizing GaN Power Devices," *IEEE Open Journal of Power Electronics*, vol. 3, pp. 13-25, 2022.
- [7] B. Kohlhepp, V. Zeller and T. Duerbaum, "Full GaN Asymmetrical Half-Bridge PWM Converter with Synchronous Rectifier for a High Efficient 90W Laptop Charger," *PCIM Europe digital days 2021; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, Online, pp. 1-8, 2021.
- [8] C. Zheng, L. Zhang, X. Zhao, J. Choe and J. -S. Lai, "Asymmetrical loosely coupled transformer for wireless laptop charger with higher misalignment tolerance," *2015 IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 3119-3126, 2015.
- [9] J. Lopez-Lopez, C. Salto, P. Zumel, C. Fernández, A. Rodríguez-Lorente and E. Olías, "High efficiency Capacitive Power Transfer Converter," *2018 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 3149-3153, 2018.
- [10] H. Ueda and H. Koizumi, "Class-E2 DC-DC Converter With Basic Class-E Inverter and Class-E ZCS Rectifier for Capacitive Power Transfer," *IEEE Transactions on Circuits and Systems Part II: Express Briefs*, vol. 67, no. 5, pp. 941-945, 2020.
- [11] D. Rozario, N. A. Azeez and S. S. Williamson, "A modified resonant converter for wireless capacitive power transfer systems used in battery charging applications," *2016 IEEE Transportation Electrification Conference & Expo (ITEC)*, pp. 1-6, 2016.
- [12] E. Abramov, M. M. Peretz and I. Zeltser, "Soft-Switching and Efficient Power Transfer in Capacitive Wireless Systems with LCLC Compensation Networks," *2019 IEEE International Conference on Power Electronics (ICPE)*, pp. 979-985, 2019.
- [13] Accessed June 25, 2024. [Online.] Available: <https://www.analog.com/en/resources/design-tools-and-calculators/ltspice-simulator.html>
- [14] S. Li, and C. C. Mi, "Wireless Power Transfer for Electric Vehicle Applications," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, Vol. 3, no. 1, pp. 4-17, 2015.
- [15] Y. Zuo, H. Niu, R. Zhang and X. Pan, "The Modified FHA and Simplified Time-domain Analysis methodologies for LLC Resonant Converter," *2021 IEEE Energy Conversion Congress and Exposition - Asia (ECCE-Asia)*, pp. 56-61, 2021.