

5-55 GHz Watt-level Gallium Nitride Stacked FET Travelling-Wave Power Amplifier

Original

5-55 GHz Watt-level Gallium Nitride Stacked FET Travelling-Wave Power Amplifier / Longhi, Patrick E.; Ramella, Chiara; Ciccognani, Walter; Colangeli, Sergio; Pirola, Marco; Limiti, Ernesto. - ELETTRONICO. - (2024), pp. 315-318. (Intervento presentato al convegno 2024 19th European Microwave Integrated Circuits Conference (EuMIC) tenutosi a Parigi (Fra) nel 22-27 September 2024) [10.23919/eumic61603.2024.10732117].

Availability:

This version is available at: 11583/2995138 since: 2024-12-10T10:04:55Z

Publisher:

IEEE

Published

DOI:10.23919/eumic61603.2024.10732117

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

5-55 GHz Watt-level Gallium Nitride Stacked FET Travelling-Wave Power Amplifier

Patrick E. Longhi^{#1}, Chiara Ramella^{\$2}, Walter Ciccognani^{#1}, Sergio Colangeli^{#1}, Marco Pirola^{\$2}, Ernesto Limiti^{#1}

[#]Electronic Engineering Dept., Università di Roma "Tor Vergata", ITA

^{\$}Dept. Electronics and Telecommunications, Politecnico di Torino, ITA

{¹longhi,ciccognani,colangeli,limiti}@ing.uniroma2.it, {²chiara.ramella,marco.pirola}@polito.it

Abstract—Two well-known ultra wide-band topologies, the travelling-wave amplifier and the stacked cell, are gainfully employed to demonstrate a decade bandwidth behaviour (5-55 GHz) in conjunction with watt-level saturated output power. The selected technology is OMMIC's Gallium Nitride on Silicon, featuring the possibility to simultaneously insert 60-nm and 100-nm gate length FETs in the same MMIC.

Keywords—travelling-wave amplifiers, millimeter wave integrated circuits, Gallium Nitride, broadband amplifiers, power amplifiers, FET stacking.

I. INTRODUCTION

Ultra Wide-Band (UWB) amplification is needed in several applications such as instrumentation and electronic defence [1]. Although a design methodology for UWB Power Amplifiers (PA) employing a single-ended topology has been recently proposed [2], the Travelling-Wave Amplifier (TWA) architecture remains the most commonly adopted solution. Initial pioneering TWA designs date back to the early 50s [3]. Since then, several variations and improvements have been proposed. More recent solutions employ a combination of common-drain (CD), common-source (CS) and common-gate (CG) transistors to improve the gain-bandwidth product [4]. Among these, the stacked PA architecture has been exploited in different technologies, as a technique to improve gain and output power, without compromising bandwidth and efficiency [5]–[7]. High frequency applications often rely on extremely high f_T technologies, as GaAs m-HEMTs or InP p-HEMTs. These technologies are practically unrivalled in terms of operating frequency and noise performance. However, GaAs and InP suffer from low breakdown voltage levels, in the order of a few volts, making them unattractive when output power becomes a key design requirement even resorting to device stacking. For high-power applications, GaN becomes an interesting solution since it features high breakdown voltage values in combination with noteworthy f_T behaviour. Scaling down to gate lengths of 40-nm and 60-nm has been lately developed, and 100-nm GaN is becoming an interesting solution even for industrial-grade applications [8].

In this context, a test vehicle is proposed aimed at fulfilling the following requirements: decade bandwidth, from 5 GHz to 55 GHz, as demanded by modern electronic defence or instrumental equipment and output power in the order of 1 W with reasonable PAE and linear gain values (around 10% and 10 dB respectively). Several GaN-on-SiC technologies are

available featuring high breakdown voltage and high output power at high frequency [9]. However, we opted for the OMMIC (now MACOM) GaN-on-Si process [8] operating at a lower drain voltage, bartering this limitation for a higher f_T and f_{MAX} to increase the operating bandwidth of the TWA. This technology also presents other interesting aspects. First, adopts a Silicon substrate making it an inexpensive solution for high-volume applications and possibly providing, in the future, integration with CMOS technology. The price to pay is an higher thermal resistivity of Si with respect to SiC, which could be critical in high-power amplifiers for spaceborne applications if dedicated design procedures are not applied. Most noticeably, it offers the distinctive option to simultaneously provide 100-nm and 60-nm gate length transistors in the same MMIC.

II. DEMONSTRATOR DESIGN

The demonstrator's circuit diagram is depicted in Fig. 1. The proposed schematic advantageously applies the inherent benefits of two topologies well-known for their ultra wide-band behaviour: the travelling-wave amplifier and the stacked cell.

A. Technology selection

The technology selected for this demonstrator is the short gate length OMMIC's GaN-on-Si HEMT process [10], which well cover the target frequency range of this project and moreover offers the distinctive feature of making both the 60-nm gate length technology (D006GH) and 100-nm one (D01GH) available on the same MMIC. This feature is profitably exploited in the design of the stacked cell to simultaneously optimize bandwidth and power. The main figures of merit of the D01GH/D006GH technologies are: cut-off frequency f_T of 105/130 GHz, extrinsic trans-conductance g_m of 800/950 mS/mm, and maximum drain current density of 1.3/1.6 A/mm. Breakdown voltage and RF power density are in excess of 40 V and 3 W/mm for both gate lengths. The recommend drain-to-source voltage for high power is between 9 V and 11 V, while lower voltages are preferred for high-gain and low-noise behaviour.

B. Travelling Wave Amplifier

The TWA is designed considering $n = 8$ cells as best trade-off between the contrasting goals of gain, output power, size and complexity. A previous design attempt focusing on




Fig. 1. Simplified AC electrical schematic of the Travelling Wave Amplifier employing stacked FETs as active cell. Bias circuitry is not shown.

linear performance and using a smaller number of cells is reported in [11]. Indeed, due to the ohmic losses of the transmission lines incorporated in L_g and L_d in Fig. 1, rather high on a Si substrate, performance deterioration is observed when using more than 8 cells. For the sake of simplicity we adopted identical cells. Admittedly, solutions adopting transmission line impedance and device size tapering are presented in the literature to improve PAE. However, these topologies are more complex since all cells are different.

The selection of the transistor size for the unit cell is a crucial aspect in a TWA. Larger devices would be preferable to increase gain and output power, being the latter heavily dependant on the total drain RF current, and the available gain of an ideal lossless element TWA given by:

$$G_{av,TWA} = \frac{1}{4}(n \cdot g_m \cdot Z_0)^2 \quad (1)$$

assuming identical and real input and output impedance $Z_0 = 50 \Omega$. Therefore, since n cannot be arbitrarily increased due to losses, the designer would prefer to increase g_m . This can be accomplished by increasing the device size, however at the expense of increasing also the transistor's parasitic capacitances that appear between the intrinsic gate, source and drain terminals, i.e. c_{gs} , c_{ds} and c_{gd} , which affect the TWA's bandwidth performance. The bandwidth-limiting effect of the total input capacitance, usually larger than that related to the drain side counterpart, has been mitigated both at cell level through the stacked approach, reducing the impact of c_{gd} , and at TWA level by inserting an external capacitor, C_s in Fig. 1, between the gate transmission line L_g and the common source FET's gate terminal. Consequently, the overall shunt capacitance appearing along gate Artificial Transmission Line (ATL) is reduced, hence improving the bandwidth of the TWA. In fact, as a first approximation we can assume that the TWA's maximum operating frequency is close to $1/3$ of $f_{T,TWA}$, being the latter the cut-off frequency of the ATL:

$$f_{T,TWA} = \frac{1}{\pi\sqrt{L_g \cdot C_g}} = \frac{1}{\pi\sqrt{L_d \cdot C_d}} \quad (2)$$

where C_g and C_d are the total shunt capacitance values appearing in the gate and drain ATL, respectively.

The drawback of inserting C_s is the reduction of the TWA gain due to the partitioning of the driving signal across C_s and

c_{gs} , thus reducing the control voltage v_{gs} : an acceptable price for bandwidth improvement, which is essentially the main goal of this design. As a design goal, we set an $f_{T,TWA}$ in the order of 150 GHz so to have a maximum TWA operating frequency in excess of 50 GHz. This is accomplished by imposing 60 pF on L_g and 75 fF for the overall capacitance seen by the gate ATL, C_g . The corresponding values on the drain side are determined to fulfill the phase synchronicity condition in the TWA, while guaranteeing a match to $Z_0 = 50 \Omega$, being this parameter proportional to $\sqrt{L/C}$.

C. Stacked Cell

As shown in (1), in a TWA is of paramount importance to maximize the voltage gain of the unit cells while keeping the widest possible bandwidth: a requirement in contrast with the fact that any given transistor has a constant gain-bandwidth product. The classical cascode structure overcomes the bandwidth limitation by lowering the load seen by the input device, hence lowering the Miller component of the input capacitance. However in a cascode the achievable output power is limited by the drain-to-source voltage. This limitation can be overcome by resorting to the stacked configuration [12] than can operate at higher drain voltage, thus boosting both power and gain for the same given output impedance. Indeed, in a classical stacked cell design [13], [14], the load is considered as a free parameter, matched to m times the optimum load of the first, common-source (CS), stage (where m is the total number of devices in the stack). This typically represents an advantage in terms of achievable matching bandwidth since at high frequency the optimum load for power of a single device is usually lower than 50Ω . Reversing the perspective, in the TWA the load of each cell is defined, thus the increase of the optimum load with transistor stacking allows to increase output voltage and power while keeping high efficiency.

Accounting for a target maximum frequency in the order of 50 GHz and the f_T of the technology, a 2-stacked structure was selected for this design [15]. For the CS stage the 60-nm transistor available in the OMMIC technology was preferred considering its higher intrinsic f_T : as best trade-off between achievable power and bandwidth, a $2 \times 50 \mu\text{m}$ periphery has been chosen, bias at a drain voltage of 6 V, while to maximize efficiency a 25%-class-AB quiescent drain current is achieved with -1.1 V at the gate. For the common-gate (CG) stage, the same device periphery was maintained but the 100-nm version has been exploited, which shows a better large-signal behaviour than the 60-nm counterpart. The total drain voltage was fixed in simulations at 15 V to accommodate for a larger swing in the CG device.

In a stacked cell the gate capacitance C_G of the CG is tuned to achieve best loading condition for the CS stage. In fact, C_G determines, through capacitive voltage division with c_{gs} , the real part of the load seen by the CS element. The optimum value should be however selected accounting also for the stability of the cell, which is critically depending on C_G , too. Fig. 2 shows how the maximum available gain (MAG) of the stacked cell vary with the gate capacitance: for




Fig. 2. Maximum Available Gain of CS stage alone (black dashed), stacked cell without L_P with C_G swept from 15 pF to 75 pF (red solid), stacked cell with fixed C_G and L_P swept from 5 pH to 85 pH (blue with symbols) and final stacked cell embedding EM passives (green dash-dotted).




Fig. 3. Large-signal output power at fixed load for 3 fixed available input power levels: CS stage alone (black dashed) vs. stacked cell (red solid).

very low capacitance values the cell performs worse than the CS alone, while increasing it a sensibly higher gain can be achieved. However, for too high values the cell is no more unconditionally stable. This effect can be mitigated by adding an inter-stage peaking inductance L_P allowing for the uses of higher C_G values. At circuit-level, the optimum values found for the two components are 95 fF and 35 pH. The latter has been implemented optimizing the layout of the transmission line that connects the two transistors. The gain values obtained with the final cell optimized through electromagnetic (EM) simulations are also reported in Fig. 2.

Fig. 3 shows a large-signal comparison at unit cell level between the CS and the stacked cell: to this aim, a fixed load of 50Ω has been selected while the imaginary part was chosen so as to optimize the dynamic load lines on the entire band. The stacked cell can achieve an output power up to 3 dB higher than that of the CS on the whole 5 GHz to 55 GHz band and better compressive behaviour.

To maintain some flexibility in circuit testing we avoided to develop a self-biased cell [15], so the common gate transistors' gate voltage is provided through a dedicated high impedance bias line, not appearing in Fig. 1.

III. DEMONSTRATOR CHARACTERIZATION

The MMIC, whose micro-photograph is depicted in Fig. 4, is characterized on wafer to verify its performance against




Fig. 4. MMIC micro-photograph. Chip size is 3.5 mm \times 1.5 mm




Fig. 5. Stacked TWA measured (dotted lines) and simulated (solid lines) linear parameters in the operating bandwidth.

target requirements and simulations. The common-source and common-gate FETs gate voltages are adjusted respectively to obtain the nominal drain current value and the desired portioning of V_D in $V_{DS,1} = 6 \text{ V}$ and $V_{DS,2} = 9 \text{ V}$. V_{GS} on both FETs is around -1.1 V . Linear measurements are performed through Anritsu MS4640B VectorStar VNA that offers broad coverage in a single instrument (70 kHz to 70 GHz). Fig. 5 reports the measured and simulated liner parameters over the 5 GHz to 55 GHz bandwidth. The measured linear gain is typically 10 dB over the entire range, while input and output return loss are better than 10 dB. The agreement between measured and simulated values is good apart from a slightly higher gain observed experimentally around 55 GHz. This difference is likely due to the preliminary models used in simulations extracted on a technology not fully mature at the time. Nonlinear characterization is provided in Fig. 6. The actual measured frequency span is less than the nominal bandwidth due to limitations in the test set-up. This partial bandwidth characterization is rather typical of UWB designs. For the same reason, it was not possible to saturate the TWA below 18 GHz where only 0.5 dB gain compression was verified. Above 18 GHz instead the amplifier was close to saturation (1.75 dB gain compression). The typical saturated power is 28-31 dBm and the corresponding PAE is 11-16%. The drain DC current is practically doubled in saturated condition with respect to the nominal operating mode. The demo circuit here presented compares very well with similar circuits reported in the literature as described in Table 1. The output power is very high, despite being the only UWB circuit operating on a Silicon substrate, and the maximum operating

Table 1. State-of-the-art table of UWB GaN power amplifiers

param./ref.	[16]	[17]	[4]	[18]	[19]	[19]	[20]	T.W
BW (GHz)	2–32	8–42	0.1–45	0.1–44	1–57	1–50	DC–65	5–55
Gain (dB)	10–12	12–16	10–19	10–19	14.5	16	12–13	9–12
P _{OUT} (dBm)	30	27	31.5	31.5	26	27	29	28–31
P _{DC} (W)	6.3	8.0	5.2		3	3.5		6
PAE (%)	16	6	27		13	15		15
gate length (nm)	200	100	150	150	40	40	90	60 /100
Substrate	SiC	SiC	SiC	SiC	SiC	SiC	SiC	Si




Fig. 6. Stacked TWA nonlinear characterization: output power (top), total drain DC current (middle) and PAE (bottom).

frequency is one of the highest reported.

IV. CONCLUSION

Design strategies and preliminary characterization of a GaN-on-Si stacked-cell-base TWA are presented. The two topologies are exploited to simultaneously obtain high-power, around 30 dBm, and large-bandwidth, from 5 GHz to 55 GHz. Demonstrated results are state-of-the-art in terms of maximum operating frequency and saturated output power, also thanks to the simultaneous use of 100-nm and 60-nm gate length FETs in the stacked cell to improve performance.

ACKNOWLEDGMENT

Research reported here was funded by the EU H2020 Project (No. 776322) MiGaNSOS “Millimetre wave Gallium Nitride Space evaluation and application to Observation Satellites” whose support is gratefully acknowledged.

REFERENCES

- [1] C. Campbell, C. Lee, V. Williams, *et al.*, “A wideband power amplifier MMIC utilizing GaN on SiC HEMT technology,” *IEEE J. Solid-State Circ.*, 2009. DOI: 10.1109/JSSC.2009.2026824.
- [2] W. Ciccognani, S. Colangeli, P. E. Longhi, *et al.*, “Broadband amplifier design technique by dissipative matching networks,” *IEEE Tran. Circ. Sys. I*, 2021. DOI: 10.1109/TCSI.2020.3034000.
- [3] Y. Ayasli, R. Mozzi, J. Vorhaus, L. Reynolds, and R. Pucel, “A monolithic GaAs 1–13-GHz traveling-wave amplifier,” *IEEE Tran. Microw. Theory Tech.*, 1982. DOI: 10.1109/TMTT.1982.1131186.
- [4] K. W. Kobayashi, D. Denninghoff, and D. Miller, “A novel 100 MHz–45 GHz input-termination-less distributed amplifier design with low-frequency low-noise and high linearity implemented with a 6 inch 0.15 μm GaN-SiC wafer process technology,” *IEEE J. Solid-State Circ.*, 2016. DOI: 10.1109/JSSC.2016.2558488.
- [5] J. Fraysse, J. Viaud, M. Campovecchio, P. Auxemery, and R. Quere, “A 2 W, high efficiency, 2–8 GHz, cascode HBT MMIC power distributed amplifier,” in *IEEE MTT-S IMS*, 2000. DOI: 10.1109/MWSYM.2000.861108.
- [6] Q. Lin, H. Wu, L.-S. Liu, Y.-N. Hua, Y.-J. Chen, and L.-L. Hu, “An ultra-wideband high-gain GaN amplifier with 10 W output power,” in *IEEE APMC*, 2020. DOI: 10.1109/APMC47863.2020.9331425.
- [7] N. L. K. Nguyen, C. Cui, D. P. Nguyen, A. N. Stameroff, and A.-V. Pham, “A 7–115-GHz distributed amplifier with 24-dBm output power using quadruple-stacked HBT in InP,” *IEEE Microw. Wireless Technol. Lett.*, 2023. DOI: 10.1109/LMWT.2023.3237683.
- [8] R. Leblanc, P. Frijlink, and M. Rocchi, “Sub-100nm GaN/Si MMIC processes for 6G telecommunications,” in *IEEE BCICTS*, 2022. DOI: 10.1109/BCICTS53451.2022.10051739.
- [9] V. Di Giacomo-Brunel, E. Byk, C. Chang, *et al.*, “Industrial 0.15- μm AlGaIn/GaN on SiC technology for applications up to Ka band,” in *EuMIC*, 2018. DOI: 10.23919/EuMIC.2018.8539905.
- [10] M. E. Kaamouchi, A. Gasmi, B. Wroblewski, R. Leblanc, J. Poulain, and P. Altuntas, “GaN/Si 37–40 GHz T/R chip MMIC for 5G Communications,” in *IEEE BCICTS*, 2023. DOI: 10.1109/BCICTS54660.2023.10311014.
- [11] P. E. Longhi, S. Colangeli, W. Ciccognani, L. Pace, R. Leblanc, and E. Limiti, “C to v-band cascode distributed amplifier design leveraging a double gate length gallium nitride on silicon process,” in *IEEE MTT-S IMS*, 2020, pp. 409–412. DOI: 10.1109/IMS30576.2020.9223842.
- [12] A. Ezzeddine and H. Huang, “The high voltage/high power FET (HiVP),” in *IEEE RFIC*, 2003. DOI: 10.1109/RFIC.2003.1213929.
- [13] A. Piacibello, M. Pirola, V. Camarchia, C. Ramella, and R. Quaglia, “A Ku-band compact MMIC PA based on stacked GaAs pHEMT cells,” in *INMMIC*, 2018. DOI: 10.1109/INMMIC.2018.8429989.
- [14] Q. Zhou, Z. Li, G. Cheng, W. He, and H. Wang, “A 26.5–40GHz SiGe stacked cascode power amplifier,” in *IEEE ICSICT*, 2018. DOI: 10.1109/ICSICT.2018.8564917.
- [15] C. Ramella, M. Pirola, C. Florian, and P. Colantonio, “Space-compliant design of a millimeter-wave GaN-on-Si stacked power amplifier cell through electro-magnetic and thermal simulations,” *EL*, vol. 10, 2021. DOI: 10.3390/electronics10151784.
- [16] R. Santhakumar, Y. Pei, U. K. Mishra, and R. A. York, “Monolithic millimeter-wave distributed amplifiers using AlGaIn/GaN HEMTs,” in *IEEE MTT-S IMS*, 2008. DOI: 10.1109/MWSYM.2008.4633019.
- [17] P. Dennler, D. Schwantuschke, R. Quay, and O. Ambacher, “8–42 GHz GaN non-uniform distributed power amplifier MMICs in microstrip technology,” in *IEEE MTT-S IMS*, 2012. DOI: 10.1109/MWSYM.2012.6259604.
- [18] K. W. Kobayashi, D. Denninghoff, and D. Miller, “A novel 0.1–44 GHz linear common-drain-cascode 0.15 μm GaN distributed amplifier architecture with improved IP3-BW,” in *IEEE CSICS*, 2016. DOI: 10.1109/CSICS.2016.7751023.
- [19] D. F. Brown, A. Kurdoghlian, R. Grabar, *et al.*, “Broadband GaN DHFET traveling wave amplifiers with up to 120 GHz bandwidth,” in *IEEE CSICS*, 2016. DOI: 10.1109/CSICS.2016.7751031.
- [20] K. W. Kobayashi, V. Kumar, A. Xie, J. L. Jimenez, E. Beam, and A. Ketterson, “A baseband–65GHz high linearity-bandwidth GaN LNA using a 1.7A/mm high current density ScaIN based GaN HEMT technology,” in *IEEE MTT-S IMS*, 2021. DOI: 10.1109/IMS19712.2021.9575038.