

Fast Transient Simulation of System-Level Power Delivery Networks via Parallel Waveform Relaxation

Original

Fast Transient Simulation of System-Level Power Delivery Networks via Parallel Waveform Relaxation / Moglia, A., Carlucci, A., Grivet-Talocia, S., Kulasekaran, S., Radhakrishnan, K.. - In: IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY. - ISSN 2156-3950. - STAMPA. - 15:1(2025), pp. 39-53. [10.1109/tcpmt.2024.3410146]

Availability:

This version is available at: 11583/2989366 since: 2025-01-23T07:23:14Z

Publisher:

IEEE

Published

DOI:10.1109/tcpmt.2024.3410146

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

(Article begins on next page)

Fast Transient Simulation of System-Level Power Delivery Networks via Parallel Waveform Relaxation

Alessandro Moglia, Antonio Carlucci^{id}, *Graduate Student Member, IEEE*, Stefano Grivet-Talocia^{id}, *Fellow, IEEE*, Siddharth Kulasekaran^{id}, *Member, IEEE*, and Kaladhar Radhakrishnan^{id}, *Senior Member, IEEE*

Abstract—This application paper addresses the problem of transient simulation of system-level power distribution networks (PDNs) of multicore processing systems. In particular, we consider a postlayout power integrity (PI) verification problem where all system parts are finalized and a highly accurate transient verification is performed to ensure that voltage supply signals remain within prescribed bounds when the PDN is loaded by realistic current stimuli. Systems with tens of even hundreds of cores are considered, equipped with per-core local voltage stabilization, attained through integrated voltage regulators (IVRs) suitably controlled by sensing and feedback loops. Transient simulation of such system-level PDNs becomes particularly challenging when interconnect models or macromodels computed by electromagnetic solvers are embedded. In order to break system complexity, we propose a set of algorithms based on an ad hoc system partitioning strategy, combined with multilevel waveform relaxation (WR) schemes. The main advantage of this approach is a straightforward parallelization, aimed at solving concurrently by parallel computing threads only small and well-defined circuit partitions. Several partitioning and associated WR schemes are discussed and tested, showing excellent scalability with up to 60 computing threads, with significant speedup in runtime with respect to a standard SPICE-based approach.

Index Terms—Circuit simulation, convergence, domain decomposition, power delivery networks, power integrity (PI), transient analysis, waveform relaxation (WR).

I. INTRODUCTION

NUMERICAL transient simulation of the large-scale circuits arising in signal integrity (SI) and power integrity (PI) applications is a longstanding challenge. The main difficulty arises from the interaction of two factors: 1) the large size of the system equations, which is a direct consequence of embedding circuit representations of the electromagnetic behavior of interconnects with multiple scales, complex

geometry, and overall size comparable with or even larger than the operation wavelength and 2) nonlinear behavior of components and subsystems, such as drivers/receivers in SI or voltage regulation circuitry in PI. It is well known that the concurrent presence of such factors makes traditional circuit simulation particularly inefficient [1].

Several attempts have been proposed to tackle such difficulties. One approach is geared toward embedding few localized nonlinearities in full-wave electromagnetic solver codes (see [2], [3], [4], [5], [6]). This solution is promising for special cases but seems to be unable to consider a complete system-level scenario by solving at the same time multiscale interconnect routed through printed circuit boards (PCBs), packages, and chips. A complementary approach brings to the circuit domain accurate electromagnetic characterizations of interconnects, which are individually evaluated from frequency-domain field solvers in terms of scattering responses. The latter are converted to behavioral circuits through passive rational fitting macromodeling algorithms and tools. The resulting models are fully compatible with a circuit simulation environment such as SPICE, where nonlinear components are naturally embedded. This second approach is a standard in PI analysis [7], and most computer-aided design (CAD) tools provide semiautomated flows in this framework to support PI designers.

Modern developments in packaging and heterogeneous integration, driven by the everincreasing request for performance of microprocessor systems in high-performance computing (HPC) and artificial intelligence (AI) applications, are pushing to their limit currently available system-level transient simulation approaches. Focusing on PI verification, various fundamental factors pose additional challenges, namely the larger and larger number of computing cores in microprocessors, associated with the fine-grained voltage regulation that is required at least on a per-core level [8]. These factors involve tens or hundreds of integrated voltage regulators (IVRs), each equipped with its own sensing and feedback loops to provide voltage stabilization [9]. Efficient numerical simulation at the SPICE level of such scenarios, even including state-of-the-art reduced-order models (ROMs) of the power distribution network (PDN), still remains an open issue.

In this article, we propose a waveform relaxation (WR) framework to boost efficiency and reduce runtime in transient PI verification. WR approaches are well-known and well documented in the scientific literature. Starting from the early

Manuscript received 8 February 2024; revised 4 May 2024; accepted 19 May 2024. Date of publication 5 June 2024; date of current version 21 January 2025. The work of Alessandro Moglia, Antonio Carlucci, and Stefano Grivet-Talocia was supported by Intel Corporation under the 2022–2024 Intel Strategic Research Segment (SRS) Grant titled “API-S: Accelerated system-level transient Power Integrity Solvers.” Recommended for publication by Associate Editor S. Chakraborty upon evaluation of reviewers’ comments. (Corresponding author: Stefano Grivet-Talocia.)

Alessandro Moglia, Antonio Carlucci, and Stefano Grivet-Talocia are with the Department of Electronics and Telecommunications, Politecnico di Torino, 10129 Turin, Italy (e-mail: alessandro.moglia@polito.it; antonio.carlucci@polito.it; stefano.grivet@polito.it).

Siddharth Kulasekaran and Kaladhar Radhakrishnan are with Intel Corporation, Chandler, AZ 85226 USA (e-mail: siddharth.kulasekaran@intel.com; kaladhar.radhakrishnan@intel.com).

Digital Object Identifier 10.1109/TCPMT.2024.3410146

TABLE I
LIST OF RELEVANT PDN VARIABLES

Symbol	Definition	Size/range
k	Core index	$1 \leq k \leq N_c$
j	FIVR phase index (for each core)	$1 \leq j \leq N_p$
n	Output port index (for each core)	$1 \leq n \leq N_o$
$\mathbf{v}_{1;k}$	voltages at FIVR input, k -th core	N_p
$\mathbf{i}_{1;k}$	currents at FIVR input, k -th core	N_p
$\mathbf{v}_{2;k}$	voltages at FIVR output, k -th core	N_p
$\mathbf{i}_{2;k}$	currents at FIVR output, k -th core	N_p
$\mathbf{v}_{o;k}$	load voltages, k -th core	N_o
$\mathbf{i}_{o;k}$	load currents, k -th core	N_o
$\mathbf{i}_{s;k}$	source currents, k -th core	N_o
V_{ref}	Reference voltage (same for all cores)	1
e_k	Error signal from the k -th core	1
d_k	Duty cycle signal, k -th core	1

$$\mathbf{E}_{2;k} \dot{\mathbf{x}}_{2;k} = \mathbf{A}_{2;k} \mathbf{x}_{2;k} + \mathbf{B}_{2;k} \mathbf{v}_{2;k} + \mathbf{B}_{o;k} \mathbf{i}_{o;k} \quad (1c)$$

$$\mathbf{i}_{2;k} = \mathbf{C}_{2;k} \mathbf{x}_{2;k} + \mathbf{D}_{22;k} \mathbf{v}_{2;k} + \mathbf{D}_{2o;k} \mathbf{i}_{o;k} \quad (1d)$$

$$\mathbf{v}_{o;k} = \mathbf{C}_{o;k} \mathbf{x}_{2;k} + \mathbf{D}_{o2;k} \mathbf{v}_{2;k} + \mathbf{D}_{oo;k} \mathbf{i}_{o;k} \quad (1e)$$

$$e_k = \mathbf{N}_k \mathbf{v}_{o;k} - V_{\text{ref}} \quad (1f)$$

$$\dot{\mathbf{x}}_{\mathcal{K},k} = \mathbf{A}_{\mathcal{K},k} \mathbf{x}_{\mathcal{K},k} + \mathbf{B}_{\mathcal{K},k} e_k \quad (1g)$$

$$d_k = \sigma(\mathbf{C}_{\mathcal{K},k} \mathbf{x}_{\mathcal{K},k}; T_k) \quad (1h)$$

$$\mathbf{v}_{2;k} = d_k \mathbf{v}_{1;k} \quad (1i)$$

$$\mathbf{i}_{1;k} = -d_k \mathbf{i}_{2;k} \quad (1j)$$

$$\mathbf{i}_{o;k} = -\mathbf{i}_{s;k} \text{ (sources), for } k = 1, \dots, N_c. \quad (1k)$$

The reference structure under analysis includes an *input network* \mathcal{G}_1 that embeds models of the PDN components connecting the reference platform voltage (V_{dc} , here modeled as an ideal voltage source) to the input stage of the fully integrated voltage regulators (FIVR) switches. The input network includes power bus models at the board and package level, typically computed by 2.5-D or 3-D electromagnetic solvers in the form of tabulated scattering responses, then converted to state-space form by passive rational fitting algorithms [27], [28], [29]. Suitable decoupling capacitor models are also embedded as terminations of the corresponding ports. The remaining ports of the overall input network are connected to V_{dc} and to the FIVR switches. Considering a system with N_c cores, each being regulated by an N_p -phase dc-dc buck converter, the total number of interface ports of the input network is $1 + N_c N_p$. We collect all voltages and current signals of the N_p phases for each k th core in vectors $\mathbf{v}_{1;k}$ and $\mathbf{i}_{1;k}$. The entire input network can be considered as a linear time-invariant (LTI) system (1a), (1b), derived by assembling all component and interconnect models in the descriptor form [25].

To the output of the FIVR switches, we find the *output network*, which collects all components that provide the output filter of the buck converters (integrated inductors and MIM capacitors), as well as appropriate models for the on-chip power grid including on-chip decoupling capacitance. We assume that the entire output network can be partitioned into independent blocks $\mathcal{G}_{2;k}$, one for each core, labeled with the index $k = 1, \dots, N_c$. Also, each per-core output network can be represented as an LTI subsystem, whose equations can be assembled in descriptor form (1c)–(1e). Note that the k th output network has two block inputs, i.e., the voltages

on the switch side $\mathbf{v}_{2;k}$ and the load currents $\mathbf{i}_{o;k}$, with the corresponding dual variables $\mathbf{i}_{2;k}$ and $\mathbf{v}_{o;k}$ considered as outputs. A total of N_c sets of independent descriptor equations (1c)–(1e) are defined for all cores.

Per-core voltage regulation is realized by sensing one load voltage through a sampling matrix \mathbf{N}_k , comparing to a reference V_{ref} and returning an error signal e_k for each core (1f). This signal is the input to the controller circuitry \mathcal{K}_k that is in charge of synthesizing a duty cycle signal d_k that drives the FIVR switches through a standard pulsewidth modulation (PWM). Each per-core controller is realized through a difference amplifier (op-amp based), whose constitutive equations can be written in state-space form (1g), (1h). Since the duty cycle signals d_k must be limited between a valid range $0 < d_{\min} \leq d_k \leq d_{\max} < 1$, we introduce in the output equation (1h) the clipping operator $\sigma(\cdot)$ which saturates its argument to $[d_{\min}, d_{\max}]$. The second argument T_k in (1h) intends to model a delay in the PWM control of the switches. The FIVR switch models \mathcal{S}_k adopted for current system-level simulation are low-frequency averaged models, which can be expressed through equivalent ideal transformers (1i), (1j).

Finally, load variation is represented by ideal current stimuli located at the output ports of the output network (total N_o ports for each core k). Such stimuli are represented as in (1k) as ideal current sources $\mathbf{i}_{s;k}(t)$ for $k = 1, \dots, N_c$, with components $i_{s;k,n}(t)$ for $n = 1, \dots, N_o$. It is assumed that for $t < 0$, these current stimuli are constant

$$\mathbf{i}_{s;k}(t) = \mathbf{I}_{s;k}^{\text{dc}} \quad \forall t < 0 \quad (2)$$

where $\mathbf{I}_{s;k}^{\text{dc}}$ collects the N_o reference (nominal) load currents for core k .

A. Direct Transient Simulation

Given a set of current stimuli $\mathbf{i}_{s;k}(t)$, two reference solutions will be used to validate both accuracy and performance of proposed WR approaches. One fundamental reference will be the industry-standard HSPICE solver, as applied to a netlist description of the overall PDN structure. This is in fact the native description that is available to PI engineers from the various design teams that are responsible for the various components.

The second reference solution is obtained from a direct time discretization of (1). In order to ensure robustness and unconditional stability, we adopt the basic implicit Euler scheme with fixed time step δt and computed time samples $t_q = q \delta t$, so that all derivative terms in (1) are approximated with the backward difference

$$\left. \frac{dx}{dt} \right|_{t_q} \approx \frac{x(t_q) - x(t_{q-1})}{\delta t}. \quad (3)$$

Further, we exploit the PWM delay T_k in the discretization of (1i) and (1j), assuming that this delay is larger than the time step, $T_k \geq \delta t$. This implies that at any time step t_q , the nonlinearities in (1i) and (1j) become a multiplication of the variables $\mathbf{v}_{1;k}(t_q)$ or $\mathbf{i}_{2;k}(t_q)$ times a constant $d_k(t_q - T_k) \approx d_k(t_q - Q_k \delta t)$, where $1 \leq Q_k \approx T_k/\delta t$, which is known from previous time steps. The resulting update equations become

therefore explicit in the duty cycle variable d_k , and the time discretization of (1) results in a linear system to be solved to update all state variables at t_q from the previous time step t_{q-1} . Efficient update is attained by a precomputed LU factorization of the system matrix to be inverted at each time step, which is in fact invariant. This procedure is standard, and the corresponding implementation details are omitted.

III. WAVEFORM RELAXATION FOR TRANSIENT POWER INTEGRITY SIMULATIONS

In this section, we present the three WR schemes that we apply to accelerate transient PDN simulation. The three schemes are based on an LP (corresponding to the partition induced by the red dashed line in Fig. 1), TP (blue dashed line in Fig. 1), and LPTP (which is a combination of the above). These WR schemes are not new and are in fact inspired by Nakhla et al. [13], Loggia et al. [16], and Farhan et al. [30], where they were introduced for fast SI simulations based on partition of multiconductor transmission lines or general coupled channels from their terminations (LP) and transverse decoupling (TP). The three schemes are here modified and customized to the present PI scenario, which is characterized by a more complex topology and by a different structure of system-wise couplings.

The three WR schemes are presented in Sections III-A–III-C below. In these sections, we will refer to system equations (1) through a more compact notation aimed at representing the input–output behavior of relevant blocks. In particular, we represent the input network \mathcal{G}_1 through the operator

$$\{\mathbf{v}_{1;1}, \dots, \mathbf{v}_{1;N_c}\} = \mathcal{G}_1(\mathbf{i}_{1;1}, \dots, \mathbf{i}_{1;N_c}) \quad (4)$$

which corresponds to (1a) and (1b) viewed as an impedance system subject to inputs $\{\mathbf{i}_{1;k}, k = 1, \dots, N_c\}$ and returning the outputs $\{\mathbf{v}_{1;k}, k = 1, \dots, N_c\}$. The contribution of the constant source V_{dc} is implied. This source drives the system to the nominal operating point and will be used to initialize all signals in all algorithms and simulation results documented in this work. This term can be considered as a fixed parameter. Similarly, we will represent each individual core subsystem $\{\mathcal{C}_k, k = 1, \dots, N_c\}$ by collecting the contribution of all equations (1c)–(1j) pertaining to all enclosed subsystems through the operator

$$\{\mathbf{i}_{1;k}, \mathbf{v}_{o;k}\} = \mathcal{C}_k(\mathbf{v}_{1;k}, \mathbf{i}_{o;k}), \quad k = 1, \dots, N_c. \quad (5)$$

This operator describes the dynamics of each core subsystem \mathcal{C}_k as driven by the two inputs $\mathbf{v}_{1;k}, \mathbf{i}_{o;k}$ and returning the two outputs $\mathbf{i}_{1;k}, \mathbf{v}_{o;k}$.

A. Longitudinal Partitioning

The red line in Fig. 1 decouples the input network \mathcal{G}_1 from the set of regulated core subsystems $\{\mathcal{C}_k, k = 1, \dots, N_c\}$. The WR-LP scheme solves each of these blocks represented by (4) and (5) separately, while setting up a fixed point iteration with index ν that uses the result of one block at iteration ν to evaluate the solution of the next block at iteration $\nu + 1$. This framework corresponds to the two update equations

$$\{\mathbf{i}_{1;k}^\nu, \mathbf{v}_{o;k}^\nu\} = \mathcal{C}_k(\mathbf{v}_{1;k}^\nu, -\mathbf{i}_{s;k}^\nu), \quad k = 1, \dots, N_c \quad (6a)$$

$$\{\mathbf{v}_{1;1}^{\nu+1}, \dots, \mathbf{v}_{1;N_c}^{\nu+1}\} = \mathcal{G}_1(\mathbf{i}_{1;1}^\nu, \dots, \mathbf{i}_{1;N_c}^\nu) \quad (6b)$$

to be iterated for $\nu = 1, 2, \dots$, until all signals stabilize. Initialization is performed by setting

$$\mathbf{v}_{1;k}^{\nu=1} = \mathbf{V}_{1;k}^{dc}, \quad k = 1, \dots, N_c \quad (7)$$

where $\mathbf{V}_{1;k}^{dc}$ is the nominal operating point resulting from the dc solution of the system equations (1) for $t < 0$, which is computed as a preprocessing step to initialize all signals, by including the input bias V_{dc} , the reference voltages V_{ref} , and setting all load currents to their nominal value $\mathbf{I}_{s;k}^{dc}$ defined in (2). The circuit representation of (6) is depicted in Fig. 2, where the so-called *relaxation sources* that are used to establish equivalence of decoupled and original systems are highlighted in red color. These are represented as ideal (independent) sources since the numerical solution of individual blocks assumes that the corresponding signals are fully determined (from previous iterations).

We emphasize that the partitionings discussed herein use interface currents and voltages as relaxation variables: no attempt is carried out to optimize the relaxation process by introducing matching conditions through a suitably designed decoupling impedance, as in [21] and [31]. In fact, in present PDN application, the input network \mathcal{G}_1 offers a very low impedance (about 1 m Ω) at its output ports (by design), whereas each core subnetwork \mathcal{C}_k offers a high impedance (about 1 k Ω) at its input ports (being an interconnect loaded by a current source, as a first-order approximation). Therefore, the adopted longitudinal decoupling (see Fig. 2) based on ideal voltage sources (zero-impedance) connected to the core subnetworks and current sources (zero-admittance) connected to the input network are deemed to be quasi-optimal. The numerical results of Section V will in fact confirm this statement.

B. Transverse Partitioning

The blue lines in Fig. 1 decouple the different core subsystems by including also a portion of the input network that is directly connected to the corresponding interface ports. This operation requires a slicing operation of the input network, since it is assumed that the input PDN subsystem provides a fully coupled input–output map between all interface ports. In fact, the input network provides an unwanted coupling path between different core subsystems, which share the same global PDN interconnect on board and package. Global system resonances, although damped by suitable decoupling capacitors, may potentially emphasize such intercore coupling. A precise assessment of this coupling is in fact one of the main motivations for solving the global PDN equations (1) concurrently.

Since the input network is an LTI subsystem, we represent the corresponding response from (4) as

$$\mathbf{v}_{1;k} = \mathbf{V}_{1;k}^{dc} + \sum_{k'=1}^{N_c} \mathbf{z}_{1;kk'} \star \delta \mathbf{i}_{1;k'}, \quad k = 1, \dots, N_c \quad (8)$$

where $\mathbf{z}_{1;kk'} \in \mathbb{R}^{N_p \times N_p}$ represent blocks of the impedance impulse response matrix of the input network

$$\delta \mathbf{i}_{1;k} = \mathbf{i}_{1;k} - \mathbf{I}_{1;k}^{dc} \quad (9)$$




Fig. 2. Schematic illustration of WR-LP as applied to the PDN structure of Fig. 1.

is the difference between port currents and their nominal (reference) value $\mathbf{I}_{1;k}^{\text{dc}}$, and \star denotes time-domain convolution. Note that the nominal port voltages and currents $\mathbf{V}_{1;k}^{\text{dc}}$, $\mathbf{I}_{1;k}^{\text{dc}}$ are known constants. TP is achieved by isolating the individual input and output signals $\mathbf{i}_{1;k}$, $\mathbf{v}_{1;k}$ at the interface between input network and k th core subsystem, while regarding all other contributions as couplings

$$\mathbf{v}_{1;k} = \mathbf{V}_{1;k}^{\text{dc}} + \mathbf{z}_{1;kk} \star \delta \mathbf{i}_{1;k} + \mathbf{w}_{1;k} \quad (10a)$$

$$\mathbf{w}_{1;k} = \sum_{k' \neq k} \mathbf{z}_{1;kk'} \star \delta \mathbf{i}_{1;k'}, \quad k = 1, \dots, N_c. \quad (10b)$$

A relaxation scheme can now be applied by introducing a transverse iteration index μ and solving (10a) for $\mu = 1, 2, \dots$, coupled only to the associated core subsystem C_k , assuming that the coupling sources $\mathbf{w}_{1;k}$ are known from previous iteration $\mu - 1$. The equations that are iteratively solved for $k = 1, \dots, N_c$ are

$$\mathbf{w}_{1;k}^{\mu-1} = \sum_{k' \neq k} \mathbf{z}_{1;kk'} \star \delta \mathbf{i}_{1;k'}^{\mu-1} \quad (11a)$$

$$\mathbf{v}_{1;k}^{\mu} = \mathbf{V}_{1;k}^{\text{dc}} + \mathbf{z}_{1;kk} \star \delta \mathbf{i}_{1;k}^{\mu} + \mathbf{w}_{1;k}^{\mu-1} \quad (11b)$$

$$\{\mathbf{i}_{1;k}^{\mu}, \mathbf{v}_{o;k}^{\mu}\} = C_k(\mathbf{v}_{1;k}^{\mu}, -\mathbf{i}_{s;k}) \quad (11c)$$

where (11a) updates relaxation sources by collecting the solution known from previous iteration $\mu - 1$, and the two coupled equations (11b) and (11c) are solved independently for each k th subsystem at each iteration μ . Fig. 3 depicts a circuit interpretation of the above WR-TP scheme, where the relaxation sources $\mathbf{w}_{1;k}^{\mu-1}$ are highlighted in blue color.

C. Longitudinal-Transverse Partitioning

Instead of solving the coupled equations (11b) and (11c) at each WR-TP iteration μ , it is possible to set up a nested WR-LP iteration that finds the solution of this system by successive evaluations. The resulting scheme is a two-level WR-LPTP iteration with an outer TP iteration (index μ) that exploits relaxation on input PDN couplings, and an inner LP iteration with index ν that solves each decoupled input-core subsystem. More precisely, (11b) and (11c) are replaced by

$$\{\mathbf{i}_{1;k}^{\mu,\nu}, \mathbf{v}_{o;k}^{\mu,\nu}\} = C_k(\mathbf{v}_{1;k}^{\mu,\nu}, -\mathbf{i}_{s;k}) \quad (12a)$$

$$\mathbf{v}_{1;k}^{\mu,\nu+1} = \mathbf{V}_{1;k}^{\text{dc}} + \mathbf{z}_{1;kk} \star \delta \mathbf{i}_{1;k}^{\mu,\nu} + \mathbf{w}_{1;k}^{\mu-1} \quad (12b)$$

to be solved for $\nu = 1, 2, \dots$, until convergence, before updating outer TP relaxation sources through (11a) and starting the next outer iteration $\mu + 1$. Fig. 4 depicts the circuit interpretation of this two-level WR-LPTP scheme, with relaxation sources associated with the TP and LP iteration highlighted in blue and red color, respectively.

D. Convergence

All three WR schemes were preliminarily tested for convergence using the formulation in [16]. In particular, the iteration operators associated with LP, TP, and LPTP schemes were computed in the frequency domain by linearizing the core subsystem operators in the neighborhood of the nominal operating point. The spectral radius of all iteration operators resulted less than one, thus granting unconditional convergence for all schemes.




Fig. 3. Schematic illustration of WR-TP as applied to the PDN structure of Fig. 1.

In WR-type schemes, convergence is often attained for earlier time instants first, so that the sequence of iterations provide an increasingly refined solution at a certain simulation time only after convergence for the preceding interval has been reached. Therefore, optimized schemes (see [32] and references therein) include *windowing*, i.e., the entire simulation time is split into several shorter subintervals. This optimization is not used in our examples because the time horizons considered are not long enough to warrant the use of such techniques. However, it would be advisable to combine the partitioning here presented with windowing in case of longer simulations (e.g., PI verification with real workloads).

IV. PARALLELIZATION AND IMPLEMENTATION DETAILS

A. General Considerations

All three WR schemes to be demonstrated in this work will be set up to compute, for any given iteration of the LP (ν) or TP (μ) scheme, the complete set variables at all time steps $\{t_q, q = 1, \dots, Q_{\max}\}$ up to the desired maximum simulation time $T_{\max} = Q_{\max} \delta t$. The WR scheme is thus seen as a fixed point iteration on (discretized) waveforms rather than on individual samples at a given time step (as SPICE solvers do). Approximations of the complete solution at all time steps are successively refined through WR iterations, as opposed to SPICE-based time-stepping methods which compute only a single solution estimate at each time step, before passing to the next time step.

We remark that, given that our primary objective is to parallelize as efficiently as possible the overall PI simulation,

the Gauss–Jacobi (GJ) variant of WR has been preferred over the Gauss–Seidel (GS) iteration [12]. Both approaches have been demonstrated to lead to effective relaxations. The GS approach may provide a faster convergence rate, but it does not allow full parallelization since all partitions are not independent and must be solved sequentially. Therefore, this paper only considers GJ relaxation.

Algorithm parallelization is here performed using standard multithread implementations for shared-memory single workstations or servers, without considering graphical processing units (GPUs), and with no support for networked parallel workers. For this architecture, the OpenMP paradigm is used for all parallelization tasks, whereas basic linear algebra operations are implemented via Intel MKL [33], in particular `cblas_dgemm` (matrix–matrix multiplication routine), `cblas_dgemv` (matrix–vector multiplication), `LAPACKE_dgetrf` (LU decomposition routine), `LAPACKE_dgbtrs` (back-substitution routine), each of which running in a single-thread environment. Parallelization is achieved by manual allocation of partitioned high-level matrix operations to independent computing threads, as discussed below.

B. Longitudinal Partitioning

The parallelization induced by LP (6) and depicted in Fig. 2 is straightforward. After computing the initial operating point for all variables, which is performed outside the parallel section of the solver, the two equations (6a) and (6b) are solved iteratively. In particular,




Fig. 4. Schematic illustration of WR-LPTP as applied to the PDN structure of Fig. 1.

Algorithm 1 WR-LP Iteration Scheme

- 1: Find initial conditions (nominal dc solution)
- 2: Partition circuit and initialize all $\mathbf{v}_{1;k}^1$ waveforms to initial conditions
- 3: **for** $\nu = 1$ to ν_{\max} **do**
- 4: **for** $k = 1$ to N_c **do**
- 5: Solve core C_k for interface variables $\mathbf{i}_{1;k}^{\nu}$ {||}
- 6: **end for**
- 7: **if** $\|\mathbf{v}_{o;k}^{\nu} - \mathbf{v}_{o;k}^{\nu-1}\|_{\infty} < \epsilon, \forall k$ **then**
- 8: Break
- 9: **end if**
- 10: Solve input model \mathcal{G}_1 for all $\mathbf{v}_{1;k}^{\nu+1}$
- 11: **end for**

- 1) Separate N_c instances of (6a) are allocated to N_T computing threads and solved in parallel.
- 2) After completing step 1 above, interface signals $\mathbf{i}_{1;k}$ are collected and fed to the input model to update voltages $\mathbf{v}_{1;k}$ through (6b). This portion is solved in a single computing thread.

The above is repeated for successive LP iterations, as outlined by the pseudocode in Algorithm 1. The parallel sections allocated to multiple concurrent threads are marked with the symbol {||}.

The WR-LP scheme as applied to the discussed PDN structure is expected to be effective only when the input model \mathcal{G}_1 is characterized by low or moderate complexity with

respect to core models C_k . In fact, the main speedup resulting from parallelization is achieved by breaking the complexity of solving the output model equations (6b) in parallel, so that the ideal reduction in execution time that can be expected with N_T computing threads is

$$\rho_{LP} = \frac{\text{CPU}\{C_k\} \lceil N_c / N_T \rceil + \text{CPU}\{\mathcal{G}_1\}}{\text{CPU}\{C_k\} N_c + \text{CPU}\{\mathcal{G}_1\}} \quad (13)$$

assuming that all core models C_k are identical. The notation $\text{CPU}\{\chi\}$ denotes the runtime required to evaluate model χ using a single computing thread, and operator $\lceil \cdot \rceil$ rounds its argument to the smallest larger integer. When the number of cores N_c that are modeled is an integer multiple of the number of computing threads N_T , load balancing for the parallel evaluation of the core models C_k is optimal since all threads complete their work concurrently. Otherwise, some threads may remain inactive by waiting for the active threads to finish their work. Under such optimal load balancing, we see that

$$\rho_{LP} \approx 1/N_T \quad \text{if } \text{CPU}\{\mathcal{G}_1\} \ll \text{CPU}\{C_k\} \quad (14)$$

and conversely

$$\rho_{LP} \approx 1 \quad \text{if } \text{CPU}\{\mathcal{G}_1\} \gg \text{CPU}\{C_k\}. \quad (15)$$

It is therefore expected that the LP scheme will be mostly effective when the input model has low complexity when compared to the output model, unless the evaluation of \mathcal{G}_1 can also be parallelized efficiently. This requires a specific model format that is introduced in Section IV-C. A fully parallel LP

implementation that is enabled by such format is discussed in Section IV-D.

C. Transverse Partitioning

More care needs to be taken when parallelizing the WR-TP scheme of Fig. 3 and represented by the update equations (11). Despite the apparent block-partitioning and ideal decoupling of the impedance impulse response matrix $\mathbf{z}(t)$ in (11a) and (11b), the actual efficiency of this partitioning strongly depends on the particular state-space or descriptor realization of the input model \mathcal{G}_1 .

Let us take a closer look at the coupled equations (1a) and (1b), and let us assume for simplicity that $\mathbf{E}_1 = \mathbb{I}$ and $\mathbf{D}_1 = \mathbf{0}$. The blocks of the impedance impulse response matrix are available in closed-form as

$$\mathbf{z}_{1;kk'}(t) = \mathbf{C}_{1;k} e^{\mathbf{A}_1 t} \mathbf{B}_{1;k'} \quad \forall t > 0. \quad (16)$$

This expression is to be compared to the full impedance impulse response matrix collecting all blocks, which reads

$$\mathbf{z}_1(t) = \mathbf{C}_1 e^{\mathbf{A}_1 t} \mathbf{B}_1 \quad \forall t > 0 \quad (17)$$

where \mathbf{B}_1 stacks $\mathbf{B}_{1;k'}$ as block-columns and \mathbf{C}_1 stacks $\mathbf{C}_{1;k}$ as block-rows. The cost that is required for the evaluation of (16) is not significantly smaller than the cost required for (17), since both are dominated by the cost for the matrix exponential, which is identical in both cases. Note that this not only holds true both in the closed-form expressions (16) and (17), but also for the time-domain discretization of the corresponding equations based on the adopted implicit Euler method. The size of the matrix to be inverted at any time step is dominated by the state-space matrix \mathbf{A}_1 , whose size is invariant even after TP. Therefore, we do not expect any gain in execution speed until we reduce the complexity for the evaluation of the individual blocks $\mathbf{z}_{1;kk'}$.

Two directions will be investigated to attain this goal. One is to perform a structured model order reduction of the input network, following the procedure that is well documented in [25]. This approach will result in a smaller state-space size, with computational cost reduction both for the fully coupled (reduced) system and for the WR-TP. Yet, the latter will not be advantageous with respect to the direct simulation of the fully coupled (reduced) system, since the state-space matrix \mathbf{A}_1 will still dominate the cost.

A second direction aims at modifying the state-space realization of the input model, by enforcing a structure for which each individual (block) input $\mathbf{i}_{1;k}$ excites only a subset of input network states, henceforth denoted as $\mathbf{x}_{1;k}$, instead of the full set of states \mathbf{x}_1 . In order to achieve this goal, both \mathbf{A}_1 and \mathbf{B}_1 must have a block-diagonal structure, as depicted in Fig. 5 (right), as opposed to a standard unstructured realization in the left panel, where the state matrix \mathbf{A}_1 is possibly sparse but without particular input-induced structure, and \mathbf{B}_1 is full. Fortunately, off-the-shelf tools are available to compute such a state-space realization. In this work, we follow the standard procedure of computing frequency samples of the associated impedance matrix:

$$\mathbf{Z}_1(s) = \mathbf{C}_1 (s\mathbf{E}_1 - \mathbf{A}_1)^{-1} \mathbf{B}_1 + \mathbf{D}_1 \quad (18)$$




Fig. 5. Standard (unstructured) state-space realization of the input network (left) and multi-SIMO structured realization (right).

through a direct ac sweep over the bandwidth of interest, and we fit these samples with the fast vector fitting (VF) algorithm [27], [28], [34], [35] with passivity enforcement [29], [36], [37], [38] as implemented in a commercial tool [39]. Finally, we convert the pole-residue form obtained by VF to a state-space realization in the multi-single-input multiple-output (SIMO) format, as detailed in [29, Ch. 8]. The result is the structured form depicted in Fig. 5 (right) where additionally all diagonal blocks $\mathbf{A}_{1,k}$ are diagonal (or at most with 2×2 diagonal blocks in case of complex pole pairs).

Adopting the above multi-SIMO realization allows to rewrite (1a) and (1b) as

$$\begin{aligned} \dot{\mathbf{x}}_{1;k'} &= \mathbf{A}_{1;k'} \mathbf{x}_{1;k'} + \mathbf{B}_{1;k'} \mathbf{i}_{1;k'} + \mathbf{B}_{dc;k'} V_{dc} \\ \mathbf{v}_{1;k} &= \sum_{k'} \mathbf{C}_{1;kk'} \mathbf{x}_{1;k'} + \sum_{k'} \mathbf{D}_{1;kk'} \mathbf{i}_{1;k'} + \mathbf{D}_{dc;k} V_{dc} \end{aligned} \quad (19)$$

so that (16) becomes

$$\mathbf{z}_{1;kk'}(t) = \mathbf{C}_{1;kk'} e^{\mathbf{A}_{1;k'} t} \mathbf{B}_{1;k'} \quad \forall t > 0. \quad (20)$$

The latter expression requires a significantly reduced cost for its evaluation. The actual reduction depends on the size of the blocks $\mathbf{A}_{1;k}$ with respect to the size of \mathbf{A}_1 , which ultimately depends on the number of VF poles used in the rational approximation of the input impedance model with respect to its original dynamic order. The numerical examples discussed in Section V show that in practical applications this reduction is quite significant.

Adopting the above multi-SIMO realization of the input impedance model, the WR-TP scheme becomes competitive since the partitioning of Fig. 3 splits the input network into decoupled submodels $\mathcal{G}_{1;k}$ represented by the diagonal blocks $\mathbf{z}_{1;kk}$, whose evaluation requires only a fraction of the overall input network states. Parallelization is then applied at each WR-TP iteration to solve all N_c decoupled blocks through totally independent N_T computing threads. The set of equations that are actually solved at WR-TP iteration μ are (1) where (1a) and (1b) are replaced $\forall k$ with (19) restated as

$$\dot{\mathbf{x}}_{1;k}^\mu = \mathbf{A}_{1;k} \mathbf{x}_{1;k}^\mu + \mathbf{B}_{1;k} \mathbf{i}_{1;k}^\mu + \mathbf{B}_{dc;k} V_{dc} \quad (21a)$$

$$\mathbf{v}_{1;k}^\mu = \mathbf{C}_{1;kk} \mathbf{x}_{1;k}^\mu + \mathbf{D}_{1;kk} \mathbf{i}_{1;k}^\mu + \mathbf{D}_{dc;k} V_{dc} + \mathbf{w}_{1;k}^{\mu-1}. \quad (21b)$$

Algorithm 2 WR-TP Iteration Scheme

```

1: Find initial conditions (nominal dc solution)
2: Partition circuit and initialize all relaxation sources  $\mathbf{w}_{1;k}^0$  to
   initial conditions
3: for  $\mu = 1$  to  $\mu_{\max}$  do
4:   for  $k = 1$  to  $N_c$  do
5:     Solve coupled system  $(\mathcal{G}_{1;k}, \mathcal{C}_k)$  for  $\mathbf{i}_{1;k}^\mu$       {||}
6:     Update relaxation sources  $\mathbf{w}_{1;k'}^\mu$  for  $k' \neq k$       {||}
7:   end for
8:   Update relaxation sources  $\mathbf{w}_{1;k}^\mu$ ,  $\forall k$  via (24)
9:   if  $\|\mathbf{v}_{o;k}^\mu - \mathbf{v}_{o;k}^{\mu-1}\|_\infty < \epsilon$ ,  $\forall k$  then
10:    Break
11:   end if
12: end for

```

The WR-TP relaxation sources are computed after each iteration as

$$\mathbf{w}_{1;k}^\mu = \sum_{k' \neq k} \mathbf{C}_{1;kk'} \mathbf{x}_{1;k'}^\mu + \sum_{k' \neq k} \mathbf{D}_{1;kk'} \mathbf{i}_{1;k'}^\mu \quad (22)$$

in order to set up the next iteration. In our implementation, also the evaluation of the relaxation sources (22) is performed in the parallel section of the code, where the contribution of inputs and states pertaining to block k' are evaluated in a dedicated computing thread as

$$\mathbf{w}_{1;kk'}^\mu = \mathbf{C}_{1;kk'} \mathbf{x}_{1;k'}^\mu + \mathbf{D}_{1;kk'} \mathbf{i}_{1;k'}^\mu \quad (23)$$

before their accumulation in a synchronization point through

$$\mathbf{w}_{1;k}^\mu = \sum_{k' \neq k} \mathbf{w}_{1;kk'}^\mu. \quad (24)$$

Based on this implementation, the CPU time reduction of the TP scheme that is attainable by using N_T parallel threads reads

$$\rho_{\text{TP}} = \frac{\text{CPU}\{\mathcal{C}_k \mathcal{G}_{1;k}\} [N_c / N_T] + \text{CPU}\{\mathcal{W}_1\}}{\text{CPU}\{\mathcal{C}_k \mathcal{G}_{1;k}\} N_c + \text{CPU}\{\mathcal{W}_1\}} \quad (25)$$

where $\text{CPU}\{\mathcal{C}_k \mathcal{G}_{1;k}\}$ is the cost for solving the coupled input and output networks of the k th transverse partition including (23), and $\text{CPU}\{\mathcal{W}_1\}$ is the cost for relaxation source accumulation (24). A pseudocode description of proposed WR-TP scheme is reported in Algorithm 2.

D. Optimizing LP Iterations

The availability of a block-diagonal input model \mathcal{G}_1 with multi-SIMO realization as introduced in Section IV-C enables a significant improvement in the WR-LP scheme. The second LP update equation in (6b) can be expressed for a multi-SIMO realization of \mathcal{G}_1 as

$$\dot{\mathbf{x}}_{1;k}^{v+1} = \mathbf{A}_{1;k} \mathbf{x}_{1;k}^{v+1} + \mathbf{B}_{1;k} \mathbf{i}_{1;k}^v + \mathbf{B}_{\text{dc};k} V_{\text{dc}} \quad (26a)$$

$$\mathbf{v}_{1;kk'}^{v+1} = \mathbf{C}_{1;kk'} \mathbf{x}_{1;k}^{v+1} + \mathbf{D}_{1;kk'} \mathbf{i}_{1;k'}^v \quad (26b)$$

$$\mathbf{v}_{1;k}^{v+1} = \sum_{k'} \mathbf{v}_{1;kk'}^{v+1} + \mathbf{D}_{\text{dc};k} V_{\text{dc}} \quad (26c)$$

where the following holds.

- 1) The state update equation (26a) is performed independently on each block partition of the input model for

$k = 1, \dots, N_c$, so that individual instances $\forall k$ can be allocated to separate computing threads.

- 2) Also the state-output map (26b) leads to a set of separate contributions from each block of states $\mathbf{x}_{1;k'}^{v+1}$, so that these terms can be computed $\forall k'$ by independent computing threads.
- 3) Evaluation of the output voltages $\mathbf{v}_{1;k}^{v+1}$ through (26c) constitutes a synchronization point for all partial contribution from all block-states, remaining the only operation that needs to be performed outside the parallel code section.

As a result, the CPU time reduction of the basic LP scheme in (13) improves for this block-LP (BLP) scheme as

$$\rho_{\text{BLP}} = \frac{(\text{CPU}\{\mathcal{C}_k\} + \text{CPU}\{\mathcal{G}'_{1;k}\}) [N_c / N_T] + \text{CPU}\{\mathcal{G}''_{1;k}\}}{\text{CPU}\{\mathcal{C}_k\} N_c + \text{CPU}\{\mathcal{G}_1\}} \quad (27)$$

where $\text{CPU}\{\mathcal{G}'_{1;k}\}$ and $\text{CPU}\{\mathcal{G}''_{1;k}\}$ refer, respectively, to (26a) and (26b), and (26c).

E. Two-Level Longitudinal-Transverse Partitioning

The parallelization of the WR-LPTP scheme combines the above WR-LP and WR-TP, as discussed in Section III-C and depicted in Fig. 4. Based on the multi-SIMO realization discussed in Section IV-C, at each nested iteration indexed by (μ, v) each of the N_T computing thread processes the decoupled core subsystems \mathcal{C}_k as in (12a) in a first pass, followed by one of the block-partitioned input subsystems $\mathcal{G}_{1;k}$ expressed by (12b) and solved through (26). Then, TP relaxation sources are collected after synchronization of all threads through (22), and the iterations continue.

A pseudocode description of the WR-LPTP scheme is provided in Algorithm 3, where the inner LP iterations are performed only up to a maximum number of passes denoted as m . In this implementation, we avoid waiting for LP iterations to converge to a solution that still needs to be updated through the outer TP iterations. Rather, we perform a limited number of inner LP iterations ($m = 1$ or 2), just to allow propagation of the information between the decoupled blocks. Numerical results will show that $m = 2$ is more than sufficient for achieving a very good convergence rate of the overall LPTP scheme, whereas $m = 1$ may be too small and could slow down overall convergence. Correspondingly, we will label as WR-LPTP(m) the iteration scheme based on the number of inner LP iterations. The CPU time reduction of this scheme is practically identical to (27).

V. RESULTS

The proposed parallel WR-based transient solvers are demonstrated using two benchmark PDNs, already documented in earlier works [24], [25]. The first is a small-scale test case, namely a mobile computing system equipped with a four-cores Intel¹ Core² microprocessor. The corresponding PDN includes four FIVRs with $N_p = 4$ phases each, $N_o = 36$ output

¹Registered trademark.

²Trademarked.




Fig. 6. Server benchmark. Left: Scalability results for different PDN models (top: full model; middle: standard ROM; bottom: block-ROM of input model in multi-SIMO format), obtained by running proposed LP, TP, and LPTP(n) WR schemes on N_T computing threads. Dashed lines provide a reference ideal scaling law proportional to N_T^{-1} . Solid lines indicate the execution time with $\epsilon = 0.1$ mV. Center and right: Evolution of worst-case absolute error between different WR results and reference solution [obtained by direct numerical integration of (1)] through WR iterations (center) and error estimates obtained as the worst-case deviation with respect to previous WR iteration (right).

ports per core, and 144 output ports overall. The second example can be considered as a large-scale benchmark consisting of

a PDN of an enterprise server based on an Intel¹ Xeon¹ micro-processor with $N_c = 60$ modeled cores and $N_p = 3$ FIVR




Fig. 7. As in Fig. 6, but for the mobile PDN benchmarks.

phases. The load ports for each core are $N_o = 57$, leading to 3420 output ports overall where voltage needs to be stabilized and monitored.

For each of the two test cases, three different models are derived and tested for both input and output networks, as detailed in Table II.

- 1) “Full” models obtained from a conversion of the native SPICE description to a modified nodal analysis (MNA) form via direct stamping. Both input and output network LTI models are preprocessed and converted to a regular state-space form with $\mathbf{E}_1 = \mathbb{I}$, $\mathbf{E}_{2,k} = \mathbb{I}$, and diagonal \mathbf{A}_1 and $\mathbf{A}_{2;k}$.

Algorithm 3 WR-LPTP(m) Iteration Scheme

```

1: Find initial conditions (nominal dc solution)
2: Partition circuit and initialize relaxation sources  $w_{1;k}^0$  to
   initial condition
3: for  $\mu = 1$  to  $\mu_{\max}$  do
4:   for  $k = 1$  to  $N_C$  do
5:     for  $v = 1$  to  $m$  do
6:       Solve input model  $\mathcal{G}_{1;k}$  for  $v_{1;k}^{\mu,v}$            {||}
7:       Solve core  $\mathcal{C}_k$  for  $i_{1;k}^{\mu,v}$                    {||}
8:     end for
9:     Update relaxation sources  $w_{1;k'k}^\mu$  for  $k' \neq k$    {||}
10:  end for
11:  Update relaxation sources  $w_{1;k}^\mu$ ,  $\forall k$  via (24)
12:  if  $\|v_{o;k}^\mu - v_{o;k}^{\mu-1}\|_\infty < \epsilon$ ,  $\forall k$  then
13:    Break
14:  end if
15: end for

```

TABLE II
OVERVIEW OF PDN BENCHMARKS

	Server platform			Mobile platform		
	Full	ROM	Block-ROM	Full	ROM	Block-ROM
N_c	60	60	60	4	4	4
N_p	3	3	3	4	4	4
N_o	57	57	57	36	36	36
N_1	6170	68	1086	450	91	357
N_2	744	3	744	420	144	420
N_{tot}	51170	608	46086	2142	679	2049

- 2) Unstructured ROMs obtained through a classical structured projection framework, as discussed in [25] and [26].
- 3) For the input network, block-diagonal multi-SIMO models as discussed in Section IV-C, obtained through the software [39].

For each of these models, Table II reports the associated structure and sizes, in order to enable a sound interpretation of the WR results. In Table II, N_1 and N_2 denote the state-space size of input network \mathcal{G}_1 and cores \mathcal{C}_k , whereas N_{tot} is the global state-space size including also all controller states.

The main results of an extensive campaign of numerical simulations are reported in Fig. 6 for the server benchmark and in Fig. 7 for the mobile benchmark. For both examples, a sequence of current steps exciting blocks of cores at successive times were used as excitation (server: 20 A per core with 3-ns rise time; mobile: 10 A per core with 5-ns rise time), as in [24].

All numerical results have been computed using a dual-socket server equipped with two 24-core (48-thread) CPUs running at 2.65 GHz and 1024-GB RAM. This machine allowed us to run all numerical tests using an increasing number of computing threads N_T up to the maximum required to allocate a single core submodel to a single computing thread for the most complex example (the server example, with $N_T = N_c = 60$). All numerical tests were executed by selecting N_T as an integer divisor of N_c in order to provide ideal load balancing among all threads and avoid idle waiting time for some threads. This resulted in $N_T = \{1, 2, 4\}$ for the mobile

benchmark and $N_T = \{1, 2, 3, 4, 5, 6, 10, 12, 15, 20, 30, 60\}$ for the server benchmark. Note that N_T is limited to 4 in the mobile benchmark because there are only four core submodels to be dispatched to different computing threads for parallel solution.

In both Figs. 6 and 7, results are reported for the three different model structures, namely the full-size models in the top rows, the standard ROMs in the middle rows, and the block-structured ROMs in the bottom rows. In each row, the CPU time required to run a full transient simulation ($Q_{\max} = 11\,000$ and $50\,000$ time steps for server and mobile benchmarks, respectively) is reported in the leftmost panels as a function of N_T for the WR-LP, WR-TP, and two WR-LPTP(m) executed using $m = 1$ and $m = 2$ inner LP iterations. Runtime of each scheme is compared to a reference ideal scaling law (dashed lines) obtained by dividing the runtime of a single-threaded execution by the number of threads N_T . The horizontal solid line in each panel represents the reference CPU time required for a direct solution of (1) through the implicit Euler scheme with the same time step δt . This solution provides also the reference for assessing accuracy and convergence through WR iterations, see below. The middle panels in each row report, for each of the four schemes, the worst-case error (maximum deviation among all output ports and all time steps) between the solution at the current WR iteration and the reference solution. The rightmost panels report the error estimates used to stop WR iterations when a convergence threshold ϵ is attained. Such estimates are simply derived by using as reference the solution at the previous iteration. Table III provides all runtime in seconds for all models and all schemes, including reference runtime for the direct solution of (1) using MATLAB and C implementations. As an additional reference, the runtime required by HSPICE for running the same transient simulation of the mobile benchmark was 1792 s, with a maximum deviation on all output voltages for all three adopted models of about 3.3 mV with respect to HSPICE. The server benchmark netlist failed to converge in HSPICE [24], [25].

A. Server Benchmark

We start by analyzing the server benchmark in Fig. 6, for which we can draw the following observations. The full model [see Fig. 6 (top-left)] results in a poor parallel efficiency for all schemes. This is due to structure of the input network model, which provides full coupling between all core inputs. Parallelization provides some speedup with a limited number of computing threads, especially for the TP and LPTP schemes, but runtime saturates to a plateau which is even larger than the serial reference runtime. We conclude that, without a dedicated preprocessing, the direct application of WR schemes to such models is impractical.

The situation improves dramatically using the standard ROM [see Fig. 6 (middle-left)]. Although not in block-diagonal form, so that parallel efficiency saturates as for the full model, the reduced number of states for both input and output network make the total runtime significantly faster than the serial time, especially for the LP scheme. The fastest




Fig. 8. Server platform: partial solution for one selected output voltage waveform at few initial LP (top) and TP (bottom) WR iterations.

runtime among all models is below 1 s for a massively parallel execution of this ROM with the LP scheme.

As expected, the best parallel efficiency for the server is achieved with the multi-SIMO input model structure [see Fig. 6 (bottom-left)]. Almost ideal speedup is achieved with up to $N_T = 30$ computing threads, with saturation that appears only with $N_T = 60$ due to the residual nonparallelized sections of the algorithms. Total runtime is larger than for the standard ROM, mainly due to the model sizes: the number of states of the multi-SIMO models is in fact significantly larger than for the corresponding standard ROMs.

For all server models and all algorithms, convergence speed is excellent, requiring 5–7 WR iterations to achieve a worst-case accuracy at all time steps and for all output voltages less than 0.1 mV. The only scheme that offers worst convergence properties is the WR-LPTP(1) scheme, for both standard ROM (although this is visible only below very aggressive accuracy thresholds) and especially for the block-diagonal ROM. For the latter case, one inner LP iteration is not sufficient to update relaxation sources to an accuracy level that guarantees fast overall convergence.

TABLE III
DETAILED TIMING RESULTS (RUNTIME IN SECONDS) FOR ALL WR SCHEMES AND ALL PDN BENCHMARKS ($\epsilon = 10^{-4}$ V)

	Server platform			Mobile platform		
	Full	ROM	Block-ROM	Full	ROM	Block-ROM
matlab	760	690	120	30	10.5	26.9
C	30.8	7.20	26.4	3.58	1.33	3.44
N_T	WR-LP					
1	180	7.68	155	37.5	13.4	37.3
2	104	4.38	77.8	21.7	7.20	19.0
4	67.1	2.70	39.6	14.0	4.43	9.60
10	44.6	1.58	16.0	—	—	—
15	40.2	1.28	10.9	—	—	—
30	35.0	0.95	5.99	—	—	—
60	34.6	0.93	5.13	—	—	—
last ν	7	7	7	11	11	11
N_T	WR-TP					
1	683	14.7	135	32.2	9.88	21.2
2	351	7.54	67.6	16.3	4.87	10.6
4	184	4.05	34.2	9.30	2.71	5.40
10	77.6	2.02	13.9	—	—	—
15	54.0	1.66	9.43	—	—	—
30	35.0	1.23	5.15	—	—	—
60	29.7	1.11	3.48	—	—	—
last μ	6	6	6	6	6	6
N_T	WR-LPTP(1)					
1	821	17.4	222	58.8	18.0	45.9
2	418	9.07	112	30.0	8.85	22.5
4	214	4.95	57.4	16.1	4.87	11.7
10	90.0	2.38	23.3	—	—	—
15	64.0	2.05	15.8	—	—	—
30	40.2	1.53	8.58	—	—	—
60	36.9	1.32	7.26	—	—	—
last μ	7	7	10	11	11	13
N_T	WR-LPTP(2)					
1	1358	27.7	306	72.8	22.4	55.3
2	685	14.1	153	36.6	10.8	27.2
4	346	7.50	78.5	19.1	5.82	14.1
10	144	3.26	31.9	—	—	—
15	99.4	2.54	21.3	—	—	—
30	57.8	1.67	11.3	—	—	—
60	49.1	1.53	9.28	—	—	—
last μ	6	6	7	7	7	8

Fig. 8 reports the evolution of the output voltage signal estimates through WR iterations, by comparing to the reference solution the results of the first three WR-LP and WR-TP iterations. We see that after three iterations the WR solutions are practically indistinguishable from the reference, as a confirmation of the fast convergence of the WR schemes for this particular application.

B. Mobile Benchmark

We now analyze the mobile benchmark results in Fig. 7. For this testcase, the WR parallelization makes sense only up to a very limited number of threads $N_T = N_c = 4$. Similar observations apply as for the server testcase, with suboptimal parallel efficiency for all WR schemes as applied to the full and standard ROM models (top-left and middle-left). Ideal speedup is instead granted by the block-diagonal model (bottom-left), for all WR schemes. Due to the model size and the very simple benchmark, the serial direct solver still remains the best option, given the fact that all WR schemes need to

repeat the simulation of the decoupled blocks over several iterations. It is therefore obvious that WR is not appropriate when the overall model complexity is low.

Also for the mobile benchmark, the WR-LPTP(1) scheme provides worst convergence properties for all models (center and right, all rows of Fig. 7). The WR-LPTP(2) scheme instead converges very fast by gaining almost one order of magnitude in accuracy per iteration. Similar performance is provided by the WR-TP scheme. It is notable that the structure of the block-diagonal model (bottom row) causes a reduced performance in convergence for all schemes that involve LP decoupling, whereas the TP converges extremely fast. This is confirmed by all panels on the left in Fig. 7, from which we desume the best performance of TP among all tested WR implementations.

VI. CONCLUSION

Three WR schemes based on LP and TP were presented, customized, and applied to the parallel transient simulation of system-level PDN models of multicore processing systems. The results obtained by applying proposed methods to PDN models of real products show that almost ideal parallel efficiency can be achieved only when the adopted interconnect models are characterized by a particular block-partitioned structure of their state-space matrices. Overall speedup with respect to reference HSPICE simulations exceed three orders of magnitude, thanks to an optimal combination of model order reduction strategies with parallel WR simulation.

REFERENCES


- [1] R. Achar and M. S. Nakhla, "Simulation of high-speed interconnects," *Proc. IEEE*, vol. 89, no. 5, pp. 693–728, May 2001.
- [2] K. Aygun, B. C. Fischer, J. Meng, B. Shanker, and E. Michielssen, "A fast hybrid field-circuit simulator for transient analysis of microwave circuits," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 2, pp. 573–583, Feb. 2004.
- [3] H. Xie, J. Wang, R. Fan, and Y. Liu, "A hybrid FDTD-SPICE method for transmission lines excited by a nonuniform incident wave," *IEEE Trans. Electromagn. Compat.*, vol. 51, no. 3, pp. 811–817, Aug. 2009.
- [4] R. Wang and J.-M. Jin, "Incorporation of multiport lumped networks into the hybrid time-domain finite-element analysis," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 8, pp. 2030–2037, Aug. 2009.
- [5] S. Safavi and J. Ekman, "A hybrid PEEC-SPICE method for time-domain simulation of mixed nonlinear circuits and electromagnetic problems," *IEEE Trans. Electromagn. Compat.*, vol. 56, no. 4, pp. 912–922, Aug. 2014.
- [6] S. Grivet-Talocia, I. S. Stievano, and F. Canavero, "Hybridization of FDTD and device behavioral-modeling techniques [interconnected digital I/O ports]," *IEEE Trans. Electromagn. Compat.*, vol. 45, no. 1, pp. 31–42, Feb. 2003.
- [7] M. Swaminathan, D. Chung, S. Grivet-Talocia, K. Bharath, V. Laddha, and J. Y. Xie, "Designing and modeling for power integrity," *IEEE Trans. Electromagn. Compat.*, vol. 52, no. 2, pp. 288–310, May 2010.
- [8] K. Radhakrishnan, M. Swaminathan, and B. K. Bhattacharyya, "Power delivery for high-performance microprocessors—Challenges, solutions, and future trends," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 11, no. 4, pp. 655–671, Apr. 2021.
- [9] E. A. Burton et al., "FIVR—Fully integrated voltage regulators on 4th generation Intel Core SoCs," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2014, pp. 432–439.
- [10] M. J. Gander, M. Al-Khaleel, and A. E. Ruehli, "Corrections to optimized waveform relaxation methods for longitudinal partitioning of transmission lines [Aug 09 1732-1743]," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 1, p. 312, Jan. 2010.
- [11] J. K. White and A. L. Sangiovanni-Vincentelli, *Relaxation Techniques for the Simulation of VLSI Circuits*. New York, NY, USA: Springer, 1987.
- [12] E. Lelarsmee, A. E. Ruehli, and A. L. Sangiovanni-Vincentelli, "The waveform relaxation method for time-domain analysis of large scale integrated circuits," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. CAD-1, no. 3, pp. 131–145, Jul. 1982.
- [13] N. M. Nakhla, A. E. Ruehli, M. S. Nakhla, and R. Achar, "Simulation of coupled interconnects using waveform relaxation and transverse partitioning," *IEEE Trans. Adv. Packag.*, vol. 29, no. 1, pp. 78–87, Feb. 2006.
- [14] F.-Y. Chang, "The generalized method of characteristics for waveform relaxation analysis of lossy coupled transmission lines," *IEEE Trans. Microw. Theory Techn.*, vol. 37, no. 12, pp. 2028–2038, Dec. 1989.
- [15] F.-Y. Chang, "Transient simulation of nonuniform coupled lossy transmission lines characterized with frequency-dependent parameters. I. waveform relaxation analysis," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 39, no. 8, pp. 585–603, Aug. 1992.
- [16] V. Loggia, S. Grivet-Talocia, and H. Hu, "Transient simulation of complex high-speed channels via waveform relaxation," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 1, no. 11, pp. 1823–1838, Nov. 2011.
- [17] M. J. Gander, M. Al-Khaleel, and A. E. Ruehli, "Optimized waveform relaxation methods for longitudinal partitioning of transmission lines," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1732–1743, Aug. 2009.
- [18] M. J. Gander and A. E. Ruehli, "Optimized waveform relaxation methods for RC type circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 4, pp. 755–768, Apr. 2004.
- [19] M. De Stefano, T. Wendt, C. Yang, S. Grivet-Talocia, and C. Schuster, "A waveform relaxation solver for transient simulation of large-scale nonlinearly loaded shielding structures," *IEEE Trans. Electromagn. Compat.*, vol. 64, no. 6, pp. 2042–2054, Dec. 2022.
- [20] T. Menkad and A. Dounavis, "Convergence of the resistive coupling-based waveform relaxation method for chains of identical and symmetric circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 12, pp. 5120–5133, Dec. 2021.
- [21] T. Menkad and A. Dounavis, "Using strictly dissipative impedance coupling in the waveform relaxation method for the analysis of interconnect circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 3, pp. 1283–1296, Mar. 2021.
- [22] R. Achar, M. S. Nakhla, H. S. Dhindsa, A. R. Sridhar, D. Paul, and N. M. Nakhla, "Parallel and scalable transient simulator for power grids via waveform relaxation (PTS-PWR)," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 2, pp. 319–332, Feb. 2011. [Online]. Available: <http://ieeexplore.ieee.org/document/5325667/>
- [23] A. Moglia, A. Carlucci, S. Grivet-Talocia, S. Mongrain, S. Kulasekaran, and K. Radhakrishnan, "A two-level waveform relaxation approach for system-level power delivery verification," in *Proc. IEEE Electr. Design Adv. Packag. Syst. (EDAPS)*, Dec. 2023, pp. 1–3.
- [24] A. Carlucci, T. Bradde, S. Grivet-Talocia, S. Mongrain, S. Kulasekaran, and K. Radhakrishnan, "A compressed multivariate macromodeling framework for fast transient verification of system-level power delivery networks," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 13, no. 10, pp. 1553–1566, Oct. 2023.
- [25] A. Carlucci, S. Grivet-Talocia, S. Kulasekaran, and K. Radhakrishnan, "Structured model order reduction of system-level power delivery networks," *IEEE Access*, vol. 12, pp. 18198–18214, 2024, doi: [10.1109/ACCESS.2024.3359853](https://doi.org/10.1109/ACCESS.2024.3359853).
- [26] A. Carlucci, S. Grivet-Talocia, S. Mongrain, S. Kulasekaran, and K. Radhakrishnan, "Balancing-based model reduction for fast power integrity verification," in *Proc. IEEE 32nd Conf. Electr. Perform. Electron. Packag. Syst. (EPEPS)*, Oct. 2023, pp. 1–3.
- [27] B. Gustavsen and A. Semlyen, "Rational approximation of frequency domain responses by vector fitting," *IEEE Trans. Power Del.*, vol. 14, no. 3, pp. 1052–1061, Jul. 1999.
- [28] D. Deschrijver, M. Mrozowski, T. Dhaene, and D. De Zutter, "Macro-modeling of multiport systems using a fast implementation of the vector fitting method," *IEEE Microw. Wireless Compon. Lett.*, vol. 18, no. 6, pp. 383–385, Jun. 2008.
- [29] S. Grivet-Talocia and B. Gustavsen, *Passive Macromodeling: Theory and Applications*. Hoboken, NJ, USA: Wiley, 2015.

- [30] M. A. Farhan, N. M. Nakhla, M. S. Nakhla, and R. Achar, "Fast transient analysis of tightly coupled interconnects via overlapping partitioning and model-order reduction," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 4, no. 10, pp. 1648–1656, Oct. 2014.
- [31] R. Wang and O. Wing, "Analysis of VLSI multiconductor systems by bi-level waveform relaxation," in *Proc. IEEE Int. Conf. Comput.-Aided Design. Dig. Tech. Papers*, Nov. 1990, pp. 166–169.
- [32] H. Zhang, "A note on windowing for the waveform relaxation method," *Appl. Math. Comput.*, vol. 76, no. 1, pp. 49–63, Apr. 1996.
- [33] *Intel oneAPI Math Kernel Library (oneMKL)*. Accessed: Jun. 10, 2024. [Online]. Available: <https://www.intel.com/content/www/us/en/developer/tools/oneapi/onemkl.html>
- [34] S. Grivet-Talocia and M. Bandinu, "Improving the convergence of vector fitting for equivalent circuit extraction from noisy frequency responses," *IEEE Trans. Electromagn. Compat.*, vol. 48, no. 1, pp. 104–120, Feb. 2006.
- [35] A. Chinae and S. Grivet-Talocia, "On the parallelization of vector fitting algorithms," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 1, no. 11, pp. 1761–1773, Nov. 2011.
- [36] S. Grivet-Talocia, "Passivity enforcement via perturbation of Hamiltonian matrices," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 9, pp. 1755–1769, Sep. 2004.
- [37] S. Grivet-Talocia and A. Ubolli, "On the generation of large passive macromodels for complex interconnect structures," *IEEE Trans. Adv. Packag.*, vol. 29, no. 1, pp. 39–54, Feb. 2006.
- [38] S. Grivet-Talocia and A. Ubolli, "A comparative study of passivity enforcement schemes for linear lumped macromodels," *IEEE Trans. Adv. Packag.*, vol. 31, no. 4, pp. 673–683, Nov. 2008.
- [39] *IdEM, Dassault Systèmes*. Accessed: Jun. 10, 2024. [Online]. Available: <https://www.3ds.com/products-services/simulia/products/idem/>



Alessandro Moglia received the B.Sc. degree in electronic engineering from the Politecnico di Torino, Turin, Italy, in 2023, where he is currently pursuing the M.Sc. degree in quantum engineering.

His research focuses on large-scale simulation of electronic systems using parallel computing and relaxation methods and is currently conducted through a research internship at the Department of Electronics and Telecommunications, Politecnico di Torino.



Antonio Carlucci (Graduate Student Member, IEEE) received the B.Sc. and M.Sc. degrees in electronic engineering from the Politecnico di Torino, Turin, Italy, in 2019 and 2021, respectively, where he is currently pursuing the Ph.D. degree with the EMC Group.

His research focuses on large-scale simulation of electronic systems using macromodeling methods.

Mr. Carlucci received the Best Student Paper Award of SPI 2023, the 27th IEEE Workshop on Signal and Power Integrity.



Stefano Grivet-Talocia (Fellow, IEEE) received the Laurea and Ph.D. degrees in electronic engineering from the Politecnico di Torino, Turin, Italy, in 1994 and 1998, respectively.

From 1994 to 1996, he was with the NASA/Goddard Space Flight Center, Greenbelt, MD, USA. He is currently a Full Professor of electrical engineering with the Politecnico di Torino. He co-founded the academic spinoff company IdemWorks, Turin, in 2007, serving as the President until its acquisition by CST in 2016.

He has authored about 200 journal articles and conference papers. His current research interests include passive macromodeling of lumped and distributed interconnect structures, model-order reduction, modeling and simulation of fields, circuits, and their interaction, wavelets, time–frequency transforms, and their applications.

Dr. Grivet-Talocia was a corecipient of the 2007 Best Paper Award of the IEEE TRANSACTIONS ON ADVANCED PACKAGING. He received the IBM Shared University Research Award in 2007, 2008, and 2009 and an Intel Strategic Research Segment Grant in 2022, 2023, and 2024. He was the General Chair for the 20th and 21st IEEE Workshops on Signal and Power Integrity (SPI 2016 and SPI 2017), the Co-Chair for SPI 2023, and the Program Co-Chair for SPI 2024. He was an Associate Editor of the IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY from 1999 to 2001. He is currently serving as an Associate Editor for the IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY.



Siddharth Kulasekaran (Member, IEEE) received the B.Tech. degree in electrical engineering from NIT, Trichy, India, in 2010, and the M.Sc. and Ph.D. degrees in electrical, electronic, and communications engineering from Arizona State University, Tempe, AZ, USA, in 2012 and 2017, respectively.

He has been with Intel Corporation, Chandler, AZ, USA, as a Senior Analog Engineer at the Power Delivery Core Competency Team since 2017. His areas of expertise are in integrated voltage regulators, advanced packaging, and passives technologies.

At Intel, he focuses on developing modeling methodologies and measurement metrologies for characterizing power delivery networks. His work involves closing the gap between modeling and measurements through accurate 3-D EM extraction and loss estimation.



Kaladhar Radhakrishnan (Senior Member, IEEE) received the Ph.D. degree in electrical engineering from the University of Illinois at Urbana–Champaign, Champaign, IL, USA, in 1999.

In 2000, he joined Intel Corporation, Chandler, AZ, USA, where he is currently an Intel Fellow and a Power Delivery Architect with the Technology Development Group. He has played a significant role in shaping and driving power delivery technologies for Intel microprocessors. He has authored four book chapters and over 50 technical articles in peer-reviewed journals, and holds 40 U.S. patents. His areas of expertise are in integrated voltage regulators, advanced packaging, and passives technologies.

Dr. Radhakrishnan was a two-time recipient of the Intel Achievement Award.