

Dead-time Effect on Two-level Grid-forming Virtual Synchronous Machines

Original

Dead-time Effect on Two-level Grid-forming Virtual Synchronous Machines / Mallemaci, V., Mandrile, F., Carpaneto, E., Bojoi, R.. - In: IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS. - ISSN 0093-9994. - ELETTRONICO. - (2023), pp. 1-10. [10.1109/TIA.2023.3281535]

Availability:

This version is available at: 11583/2979014 since: 2023-06-01T15:27:12Z

Publisher:

IEEE

Published

DOI:10.1109/TIA.2023.3281535

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

Dead-Time Effect on Two-Level Grid-Forming Virtual Synchronous Machines

Vincenzo Mallemaci, *Student Member, IEEE*, Fabio Mandrile, *Member, IEEE*,
Enrico Carpaneto, *Member, IEEE*, and Radu Bojoi, *Fellow, IEEE*

Abstract—The concept of Virtual Synchronous Machine (VSM) is a promising solution to integrate renewable energy sources into the grid. Thanks to this approach, renewable energy sources can provide grid services (e.g., inertial behavior), grid support during faults and island operation. Moreover, VSMs can enhance the voltage quality at the point of connection to the grid by behaving as harmonic and unbalance sinks under non-ideal conditions (i.e., grid harmonic distortion and unbalance). However, the inverter dead-time affects the harmonic and unbalance sink capability of grid-forming VSMs with no closed loop current control. Although the literature contains several papers concerning the dead-time issues, the negative influence of the switching dead-time on the harmonic and unbalance sink capability of VSMs has not been analyzed. Therefore, this paper demonstrates through experiments that: (1) the inverter dead-time effect limits the harmonic and unbalance sink capability of grid-forming VSMs under non-ideal grid voltage conditions and (2) a dead-time compensation is mandatory to make grid-forming VSMs behave according to the theoretical analysis. A first experimental test shows that both the dead-time and its compensation do not influence the VSM response under normal operating conditions (i.e., symmetrical and sinusoidal grid voltage). Next, two experimental tests under a 5% grid voltage unbalance and a 10% grid voltage fifth harmonic distortion validate the negative influence of the dead-time and the beneficial effect of its compensation.

Index Terms—dead-time, grid-forming, harmonic sink, unbalance sink, virtual synchronous machine

I. INTRODUCTION

ACCORDING to the recent grid codes, inverter-interfaced renewable energy sources (e.g., solar and wind) are required to provide grid services (e.g., inertial behavior, active and reactive power regulation), grid support during faults and island operation [1], [2]. Control algorithms based on the Virtual Synchronous Machine (VSM) concept can make power electronic converters behave as conventional synchronous machines (SMs), and provide the aforementioned grid services [3]–[5]. Moreover, VSMs can operate as harmonic and unbalance sinks, improving the voltage quality at the point of connection to the grid, i.e., the point of common coupling (PCC), through an harmonic current flow [1], [6]–[10]. Among the several VSM models available in the literature, grid-forming VSMs are wide-employed solutions to make the converter able to operate both in grid-connected and island configuration [2], [11]–[16]. Their main advantage compared to other solutions is their better capability to stably operate in case of weak grids [17], [18]. Many grid-forming VSMs

available in the literature provide the voltage reference v_i^* directly to the PWM modulator with no closed loop current control. However, when implemented on power hardware, the converter dead-time effect introduces a non-negligible voltage error between the reference and the actual voltage provided by the converter. Nevertheless, this error does not affect the VSMs performance under normal grid operating conditions (i.e., symmetrical and sinusoidal voltage), because the error is compensated by the power loop control of the VSMs. However, in case of non-ideal grid voltage conditions (i.e., voltage unbalance, harmonic distortions), the voltage error cannot be compensated because of the lack of a closed loop current control. Therefore, under non-ideal conditions, the inverter dead-time reduces the voltage imposed by the VSMs and their harmonic current flow, thus limiting their harmonic and unbalance sink capability.

In the literature, the dead-time issues have been widely studied both for electrical drives [19]–[23] and for grid-connected converters [24]–[27]. Papers [19]–[23] analyze the dead-time effect in three phase PWM inverters for drives application and propose different strategies to compensate for the dead-time. In [19], [20] the voltage reference for the PWM modulator is corrected by a constant term function of the dead-time, the switching frequency and the dc-link voltage. The effect of the turn-on and turn-off delay time is also considered in [20]. Paper [21] proposes a logarithmic compensation technique, based on the analysis of the real characteristics of the power switching devices. An adaptive dead-time compensation as a function of the operating point is described in [22]. In [23] a simple solution is proposed for the identification and compensation of the inverter voltage error with no need of information about the dead-time duration.

With reference to grid-connected applications, [24]–[27] propose small-signal models of grid-connected converters including the dead-time effect. More in detail, [24] presents a modified small-signal model of a voltage source converter, working both as inverter and active front end, that takes the dead-time effect and the non-linearities of the modulation technique into account. Paper [25] experimentally validates a small-signal model that includes the dead-time effect and the inverter current ripple influence. In [26] the stability analysis of voltage sources converters connected to weak grids has been investigated also considering the dead-time effect. Finally, [27] shows that the voltage error caused by the dead-time can be modeled with a dead zone, a slope, and a saturation limit as a function of the inductor current amplitude.

Although the literature contains several papers concerning

V. Mallemaci, F. Mandrile, E. Carpaneto and R. Bojoi are with the Dipartimento Energia "G. Ferraris", Politecnico di Torino, Torino, 10129, Italy (e-mail: vincenzo.mallemaci@polito.it).

consists of a virtual resistance R_v and a virtual inductance L_v . The numerical derivative implies the use of a low pass filter (LPF) on the three phase current i_i . A complete description of the two models together with the parameter tuning procedure can be found in [4], [12]–[14].

The single phase equivalent circuit of connection between the VISMA II model and the grid is depicted in Fig. 4a, where Z_v is the tunable virtual impedance, L_f , R_f and C_f are, respectively, the inductance, resistance, and capacitance of the LC filter, L_g is the grid inductance and R_g is the grid resistance. For the Osaka model, the equivalent circuit is the same assuming a zero virtual impedance.

The theoretical behavior of the VSM models under non-ideal grid voltage conditions is studied according to the method proposed in [29].

In the (d, q) reference frame rotating at the fundamental frequency ω , the generic quantity \bar{x} can be written as follows:

$$\bar{x} = x_d + jx_q \quad (1)$$

where j is the imaginary unit, while x_d and x_q are the two components of \bar{x} on the d -axis and the q -axis, respectively.

Considering the circuit in Fig. 4a, the Kirchhoff's voltage law, in the (d, q) reference frame rotating at ω , is the following:

$$\bar{e}_v = (R_v + R_f)\bar{i}_i + (L_v + L_f)\frac{d\bar{i}_i}{dt} + j\omega(L_v + L_f)\bar{i}_i + \bar{v}_c \quad (2)$$

Assuming $i_i \approx i_g$ (i.e., capacitor current negligible), for the generic harmonic h , (2) becomes:

$$\begin{aligned} \bar{e}_v^h &= (R_v + R_f)\bar{i}_i^h + j(h+1)\omega(L_v + L_f)\bar{i}_i^h + \bar{v}_c^h \\ &= \underbrace{(R_v + R_f + R_g)}_{R_{eq}}\bar{i}_i^h \\ &\quad + j \underbrace{(h+1)\omega(L_v + L_f + L_g)}_{X_{eq}^h}\bar{i}_i^h + \bar{e}_g^h \\ &= (R_{eq} + jX_{eq}^h)\bar{i}_i^h + \bar{e}_g^h \end{aligned} \quad (3)$$

The equivalent circuit is shown in Fig. 4b. The virtual electromotive force e_v is zero for each harmonic $h \neq 0$ (h is zero for the fundamental frequency). Therefore, the harmonic current amplitude $|\bar{i}_i^h|$ can be computed as follows:

$$|\bar{i}_i^h| = \frac{|\bar{e}_g^h|}{\sqrt{R_{eq}^2 + X_{eq}^{h,2}}} \quad (4)$$

where $|\bar{e}_g^h|$ is the grid voltage amplitude of the harmonic component. In case of voltage unbalance $h = -2$, i.e., 100 Hz in the (d, q) reference frame. In case of fifth harmonic distortion $h = -6$, i.e., 300 Hz in the (d, q) reference frame.

These results are valid for the VISMA II model and also for the Osaka model, assuming $R_v = 0$ and $L_v = 0$.

Compared to other solutions available in the literature (e.g., grid-following VSMs), grid-forming VSMs can operate both in grid-connected and island operation. Moreover, they show a better capability to stably operate in case of weak grids [17],




Fig. 3. Scheme of the VISMA II model in the Laplace domain.




Fig. 4. (a) single phase equivalent circuit of connection between a grid-forming VSM and the grid; (b) equivalent circuit in the (d, q) reference frame rotating at ω .

[18]. However, the lack of a closed loop current control leads to two main disadvantages. First, they need a backup strategy to preserve the operation of the converter even during fault conditions [4], [30]. Second, under non-ideal conditions (harmonics or unbalance), their harmonic and unbalance sink capabilities are adversely altered by the switching dead-time. The dead-time does not affect their response at the fundamental frequency as it is compensated by the active and reactive loop controls. However, for a generic harmonic $h \neq 0$, the dead-time introduces a non-compensated voltage error on the voltage reference v_i^* , which reduces the actual current drawn by the inverter with respect to the theoretical value of $|\bar{i}_i^h|$, and thus the VSM harmonic and unbalance sink performance.

III. DEAD TIME EFFECT

In a two-level inverter, a dead-time t_d between the switching commands of the switches belonging to the same leg is necessary to avoid the leg shoot through during switching operation. Fig. 5 shows the scheme of a two-level inverter leg for the phase a , where $q_{h,a}$ and $q_{l,a}$ are the switches commands for the high switch and low switch, respectively. The dead-time generation is illustrated in Fig. 6, where T_{sw} is the switching period, v_{tr} is the triangular carrier signal




Fig. 5. Phase a leg of the IGBT inverter.




Fig. 6. Dead-time generation on the inverter control signals by the PWM technique.

and v_{mod} is the modulation control voltage. The dead-time introduces a non-linear phase voltage error v_d , expressed as follows [21]:

$$v_d = \frac{4}{3} t_d f_{sw} v_{dc} \text{sign}(i_i) \quad (5)$$

where f_{sw} is the switching frequency and $\text{sign}(i_i)$ is the sign function of the three phase inverter current space vector i_i in a stationary reference frame [21].

The dead-time effect can be observed on the output inverter voltage v_i . Fig. 7 shows the difference between the phase voltage reference $v_{i,a}^*$ and the moving average of the output inverter voltage $v_{i,a}$ for phase a . As a result of the dead-time, the inverter voltage waveform is distorted. The current zero crossing determines the sign of the voltage deviation from the reference value [19]. Moreover, to better appreciate the effect of the voltage error, the sign function can be represented in the (α, β) stationary reference frame and in the (d, q) reference frame rotating at the fundamental frequency ω [21]. The results are shown in Fig. 8a. On the d and q axes, a voltage error whose frequency is six times the fundamental frequency is added to the mean value. These errors slightly influence the performance of VSMs at the fundamental frequency. However, under non-ideal grid voltage conditions, to counteract negative sequence distortions (e.g., voltage unbalance, fifth harmonic), the inverter current sequence is negative as well. In such conditions, the sign functions appear as illustrated in Fig. 8b for the voltage unbalance and in Fig. 8c for the fifth harmonic distortion. It is evident that a non-negligible voltage error is present on both axes for these two cases. In case of voltage unbalance, an error two times the fundamental frequency appears on both axes. Moreover, the error on the d -axis has a




Fig. 7. Waveforms of the voltage reference v_i^* , the actual inverter current i_i , the inverter voltage moving average v_i and the compensated voltage reference $v_{i,comp}^*$ for phase a .

non-zero mean value. The same applies to the fifth harmonic distortion, with the difference that the error has a frequency six times the fundamental one.

As mentioned before, grid-forming VSMs cannot compensate for these errors because of the lack of a closed loop current control. Therefore, the dead-time compensation must be included to guarantee their harmonic and unbalance sink capabilities. Many dead-time compensation techniques have been proposed in the literature [19]–[23]. In this paper, the adopted method refers to [19], because it is one of the simplest solutions available in the literature. However, every technique proposed in the literature can be used as the analysis performed in the paper has general validity. According to [19], the average voltage deviation ΔV , caused by the cumulative of the dead-time pulses, is computed as follows:

$$\Delta V = t_d f_{sw} v_{dc} \quad (6)$$

The deviation ΔV can be used to compensate for the dead-time by modifying the three phase voltage reference v_i^* . The compensated three phase voltage reference $v_{i,comp}^*$ can be calculated as follows:

$$v_{i,comp,k}^* = \begin{cases} v_{i,k}^* + \Delta V, & \text{if } \text{sign}(i_{i,k}) > 0^- \\ v_{i,k}^* - \Delta V, & \text{if } \text{sign}(i_{i,k}) < 0^+ \end{cases} \quad (7)$$

where k indicates the phase (i.e., a , b or c). The compensated voltage reference waveform is shown in Fig. 7 for phase a .

IV. EXPERIMENTAL TESTS

The experimental setup is illustrated in Fig. 9. A three phase, two-level, IGBT inverter (IGBT power module MIXA40WB1200TED) is connected to a grid emulator through an LC filter. The grid emulator imposes the voltage e_g . The main data are collected in Table I, where R_f is the sum of the measured LC filter resistance and the ON resistance of the converter. The two VSM models have the same design parameters (e.g., virtual inertia, damping coefficient, etc.), tuned according to the procedure described in [4].

An initial test is performed to show the null effect of the switching dead-time on the normal VSMs operating condition.




Fig. 8. From left to right: (a) direct sequence; (b) negative sequence; (c) fifth harmonic distortion. From top to bottom: three phase current i_i ; $\text{sign}(i_i)$ in the (α, β) reference frame; $\text{sign}(i_i)$ in the (d, q) reference frame rotating at the fundamental frequency.




Fig. 9. Picture of the experimental setup.

TABLE I
EXPERIMENTAL SETUP AND VSM PARAMETERS.

Inverter		Base Values			
S_N	15 kVA	S_b	15 kVA	f_b	50 Hz
I_N	30 A	V_b	$230\sqrt{2}$ V	ω_b	314 rad/s
V_{dc}	650 V	I_b	30 A	L_b	33.7 mH
		Z_b	10.6 Ω	C_b	0.3 mF
Virtual Impedance		LC Filter		Grid	
R_v	0.02 pu	R_f	0.024 pu	\bar{E}_g	$230\sqrt{2}$ V
L_v	0.15 pu	L_f	0.059 pu	R_g	0.009 pu
		C_f	0.017 pu	L_g	0.01 pu

Next, two experimental tests have been carried out to validate the negative influence of the dead-time on the harmonic and unbalance sink capability of VSMs and the beneficial effect of the dead-time compensation. The tests are the following:

- Test 1: active power reference step from 0.3 pu to 0.4 pu. This test shows the dynamic behavior of the VSM models if requested to change their power setpoint, such in case of a variation of the power generated by a renewable energy source connected to the dc side of the converter;
- Test 2: grid voltage e_g with 5% of negative sequence. The grid voltage can contain negative sequence, for instance, in case of asymmetrical faults;
- Test 3: grid voltage e_g with 10% of fifth harmonic distortion. In three phase systems, the fifth harmonic is typically generated by non-linear loads and it is the most dominant non-fundamental harmonic component.

For Test 2 and Test 3, the expected sink capabilities of the VSMs are respectively translated in the reduction of the voltage unbalance factor (VUF) and the fifth harmonic distortion on the PCC voltage $v_{c,II}$. The values chosen for the tests are arbitrary and sufficient to appreciate the effect of the dead-time and its compensation. Moreover, the active and reactive power references are set to 0 pu to focus only on the harmonic and unbalance sink behavior.

A. Test 1: Active power reference step

Test 1 is performed to demonstrate that the switching dead-time does not influence the VSM performance at the fundamental frequency, since the voltage error is compensated by the power loop control. The dead-time is set to 3 μ s and

the switching frequency is 10 kHz. The results of the test are illustrated in Fig. 10. Even without dead-time compensation, it can be observed that the power reference is properly tracked by both the Osaka model and VISMA II model with no steady-state error. Moreover, the dead-time compensation does not alter the steady-state operation of the VSMs, as shown in Fig. 10a. Therefore, the dead-time compensation can be enabled to guarantee the harmonic and unbalance sink capability, while preserving the VSM performance during normal operating conditions. Finally, the test is repeated with a dead-time of 1.1 μ s with and without compensation. The value of 1.1 μ s is the minimum dead-time recommended by the inverter manufacturer. The result is shown in Fig. 10b. Even in this case the VSM performance during normal operating conditions is preserved.

B. Test 2: 5% of voltage unbalance

Considering (4), the theoretical current peak values for Osaka and VISMA II are 20.12 A and 6.82 A, respectively. The results of the test are shown in Fig. 11 and summarized in Table II. During the first time interval of 100 ms, the dead-time compensation is disabled. It is evident that the current amplitudes are much lower than the expected values (1.77 A against the expected 20.12 A for Osaka and 1.62 A against the expected 6.82 A for VISMA II). Then, the dead-time compensation is enabled. After a transient, the current amplitudes reach the values of 19.88 A for Osaka and 6.62 A for VISMA II (against the expected 20.12 A and 6.82 A, respectively). They almost match the theoretical values,




Fig. 10. Active power variation injected by the inverter after a reference step of 0.1 pu when the dead-time compensation is disabled ($P_{i,dis}$) and enabled ($P_{i,en}$): (a) $t_d = 3 \mu s$; (b) $t_d = 1.1 \mu s$.

demonstrating the validity of both the modeling method and the dead-time compensation. Next, Test 2 is repeated by reducing the dead-time value from 3 to 1.1 μs and the results are shown in Fig.12 and Table II. As expected, the negative dead-time effect is much lower than in the previous case, since the dead-time is reduced by a factor of circa 3. However, the dead-time compensation is still needed to match the theoretical value.

Finally, Test 2 is repeated by increasing the switching frequency at 15 kHz and 20 kHz, while the dead-time is set to 1.1 μs . The value of 20 kHz is the maximum switching frequency which guarantees a safety steady-state operation of the converter up to its nominal power. The results are illustrated in Fig. 13, Fig. 14 and Table II. The increase of the switching frequency leads to a reduction of the injected current without dead-time compensation, as the voltage error is proportional to it. In each test, the dead-time compensation makes the injected current almost equal to the theoretical one, demonstrating again the need to compensate for the dead-time. The VUF, defined in the standard EN 50160, is calculated for the PCC line to line voltage $v_{c,ll}$ to quantify the share of the negative sequence. When the VSM control is disabled, the VUF is equal to 5%. Table II shows the values of the VUF for all the tests, both without and with dead-time compensation. It can be observed that the increase of the injected current due to




Fig. 11. Results of Test 2, $t_d = 3 \mu s$, $f_{sw} = 10 \text{ kHz}$. Grid measured current i_g for Osaka (a) and VISMA II (b).




Fig. 12. Results of Test 2, $t_d = 1.1 \mu s$, $f_{sw} = 10 \text{ kHz}$. Grid measured current i_g for Osaka (a) and VISMA II (b).

the dead-time compensation leads to a reduction of the VUF, thus demonstrating the need to compensate for the dead-time to enhance the unbalance sink capability of VSMs.

C. Test 3: 10% of fifth harmonic distortion


The results of the test are proposed in Fig. 15 and Table III. As in the previous test, in the first interval of 100 ms the dead-time compensation is disabled. The current amplitudes are lower than the theoretical values calculated by (4): 4.61 A against 8.86 A and 1.73 A against 2.80 A, respectively for Osaka and VISMA II. Then, the dead-time compensation is enabled and also in this case the current peak values almost match the theoretical ones (8.48 A against 8.86 A for Osaka and 2.66 A against 2.80 A for VISMA II). Even Test 3 is repeated for a different value of dead-time and switching

TABLE II
RESULTS OF TEST 2: 5% OF GRID VOLTAGE UNBALANCE.


VSM	t_d (μs)	f_{sw} (kHz)	$t_d f_{sw}$ (%)	$ \bar{i}_i^h $ (A)		VUF (%)		
				No Comp.	With Comp.	Theoretical	No Comp.	With Comp.
Osaka	3	10	3	1.77	19.88		4.84	4.13
	1.1	10	1.1	10.56	19.98	20.12	4.23	4.15
	1.1	15	1.65	7.70	20.09		4.37	4.10
	1.1	20	2.2	5.02	20.15		4.66	4.19
VISMA II	3	10	3	1.62	6.62		4.74	4.59
	1.1	10	1.1	4.79	6.72	6.82	4.69	4.67
	1.1	15	1.65	3.90	6.80		4.73	4.65
	1.1	20	2.2	3.10	6.89		4.82	4.58

TABLE III
RESULTS OF TEST 3: 10% OF GRID VOLTAGE FIFTH HARMONIC DISTORTION.

VSM	t_d (μs)	f_{sw} (kHz)	$t_d f_{sw}$ (%)	$ \bar{i}_i^h $ (A)		Theoretical	$ \bar{v}_{c,II}^h $ (V)	
				No Comp.	With Comp.		No Comp.	With Comp.
Osaka	3	10	3	4.61	8.48		51.71	48.16
	1.1	10	1.1	7.30	8.61	8.86	48.12	47.70
	1.1	15	1.65	6.83	8.60		47.87	47.10
	1.1	20	2.2	6.39	8.68		48.35	47.00
VISMA II	3	10	3	1.73	2.66		55.63	53.74
	1.1	10	1.1	2.66	3.02	2.80	53.84	53.70
	1.1	15	1.65	2.55	2.98		53.33	52.86
	1.1	20	2.2	2.46	3.01		53.10	52.62




(a)




(b)

Fig. 13. Results of Test 2, $t_d = 1.1 \mu s$, $f_{sw} = 15$ kHz. Grid measured current i_g for Osaka (a) and VISMA II (b).



(a)



(b)

Fig. 14. Results of Test 2, $t_d = 1.1 \mu s$, $f_{sw} = 20$ kHz. Grid measured current i_g for Osaka (a) and VISMA II (b).

frequencies. The results are shown in Figs. 16, 17, 18 and Table III. As expected, the lower the switching dead-time, the lower the current reduction with respect to the ideal case. On the opposite, an increase in the switching frequency implies a reduction of the current amplitude if the dead-time is not compensated. When the VSM control is disabled, the DFT of the PCC line to line voltage $v_{c,II}$ measures about 56 V on the fifth harmonic. The fifth harmonic voltage amplitudes $|\bar{v}_{c,II}^h|$ calculated for all the testing conditions are listed in Table III. It can be noted that the increase of the harmonic current flow due to the compensation reduces the fifth harmonic voltage distortion. Therefore, Test 3 demonstrates the validity

of the dead-time compensation in enhancing the harmonic sink capability of VSMs.

V. CONCLUSION

Grid-connected converters controlled as VSMs can enhance the voltage quality at the point of connection to the grid as they behave as harmonic and unbalance sinks. This paper highlights the limitation of the grid-forming VSMs performance caused by the switching dead-time. Two representative grid-forming VSM models available in the literature (i.e., Osaka and VISMA II) are tested against a 5% of voltage




Fig. 15. Results of Test 3, $t_d = 3 \mu\text{s}$, $f_{sw} = 10 \text{ kHz}$. Grid measured current i_g^h for Osaka (a) and VISMA II (b). Mean DFT of the PCC measured line to line voltage for Osaka (c) and VISMA II (d).




Fig. 17. Results of Test 3, $t_d = 1.1 \mu\text{s}$, $f_{sw} = 15 \text{ kHz}$. Grid measured current i_g^h for Osaka (a) and VISMA II (b). Mean DFT of the PCC measured line to line voltage for Osaka (c) and VISMA II (d).




Fig. 16. Results of Test 3, $t_d = 1.1 \mu\text{s}$, $f_{sw} = 10 \text{ kHz}$. Grid measured current i_g^h for Osaka (a) and VISMA II (b). Mean DFT of the PCC measured line to line voltage for Osaka (c) and VISMA II (d).




Fig. 18. Results of Test 3, $t_d = 1.1 \mu\text{s}$, $f_{sw} = 20 \text{ kHz}$. Grid measured current i_g^h for Osaka (a) and VISMA II (b). Mean DFT of the PCC measured line to line voltage for Osaka (c) and VISMA II (d).

unbalance and a 10% of fifth harmonic distortion for different values of dead-time and switching frequency. With no dead-time compensation, the injected current is much lower than the expected one, thus limiting the harmonic and unbalance sink capabilities of the VSMs. Thanks to the dead-time compensation, the experimental results almost match the theoretical behavior expected by the foreseeing method. Moreover, the dead-time compensation leads to the reduction of the VUF and the fifth harmonic voltage amplitude with respect to the non-compensated cases, thus demonstrating the validity of the dead-time compensation in enhancing the harmonic and unbalance sink capability of grid-forming VSMs. Finally, it is shown that both the dead-time and its compensation do not alter the VSM behavior during normal grid operating conditions (e.g., active power injection and reference change). Therefore, this paper demonstrates that the dead-time compensation is mandatory to guarantee the harmonic and unbalance sink capability of grid-forming VSMs, while preserving their performance under normal operating conditions. The experimental validation has been performed focusing on the harmonic and unbalance sink capability of grid-forming VSMs considering zero active power injection. Future works will focus on control strategies to manage the sink capability of VSMs with non-zero active power injection.

REFERENCES

- [1] ENTSO-E, "High Penetration of Power Electronic Interfaced Power Sources and the Potential Contribution of Grid Forming Converters," Jan. 2020, Technical Report.
- [2] nationalgridESO, "GC0137: Minimum Specification Required for Provision of GB Grid Forming (GBGF) Capability (formerly Virtual Synchronous Machine/VSM Capability)," Technical Report, Mar. 2021.
- [3] M. Chen, D. Zhou, and F. Blaabjerg, "Modelling, Implementation, and Assessment of Virtual Synchronous Generator in Power Systems," *Journal of Modern Power Systems and Clean Energy*, vol. 8, no. 3, pp. 399–411, May 2020.
- [4] V. Mallema, F. Mandrile, S. Rubino, A. Mazza, E. Carpaneto, and R. Bojoi, "A comprehensive comparison of Virtual Synchronous Generators with focus on virtual inertia and frequency regulation," *Electric Power Systems Research*, vol. 201, p. 107516, Dec. 2021.
- [5] M. Shadoul, R. Ahshan, R. S. Alabri, A. Al-Badi, M. Albadi, and M. Jamil, "A comprehensive review on a virtual-synchronous generator: Topologies, control orders and techniques, energy storages, and applications," *Energies*, vol. 15, no. 22, 2022.
- [6] A. Tarrasó, J. I. Candela, J. Rocabert, and P. Rodriguez, "Grid voltage harmonic damping method for spc based power converters with multiple virtual admittance control," in *2017 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2017, pp. 64–68.
- [7] L. Zhou, Z. Shuai, Y. Chen, W. Wu, X. Zhou, K. Yan, and A. Luo, "Impedance-Based Harmonic Current Suppression Method for VSG Connected to Distorted Grid," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 7, pp. 5490–5502, Jul. 2020.
- [8] E. Avdić, J. Are Suul, S. D'Arco, and L. Piegari, "A Current Controlled Virtual Synchronous Machine Adapted for Operation under Unbalanced Conditions," in *2020 9th International Conference on Renewable Energy Research and Application (ICRERA)*, Sep. 2020, pp. 263–270, iSSN: 2572-6013.
- [9] G. Lou, Q. Yang, W. Gu, X. Quan, J. M. Guerrero, and S. Li, "Analysis and Design of Hybrid Harmonic Suppression Scheme for VSG Considering Nonlinear Loads and Distorted Grid," *IEEE Transactions on Energy Conversion*, vol. 36, no. 4, pp. 3096–3107, Dec. 2021.
- [10] T. S. Amorim, D. Carletti, and L. F. Encarnação, "Comparison of inverter controllers with synthetic inertia and harmonic compensation features," *Electric Power Systems Research*, vol. 197, p. 107344, Aug. 2021.
- [11] Q. Zhong and G. Weiss, "Static synchronous generators for distributed generation and renewable energy," in *2009 IEEE/PES Power Systems Conference and Exposition*, 2009, pp. 1–6.
- [12] K. Sakimoto, Y. Miura, and T. Ise, "Stabilization of a power system with a distributed generator by a virtual synchronous generator function," in *8th International Conference on Power Electronics - ECCE Asia*, 2011, pp. 1498–1505.
- [13] Jia Liu, Y. Miura, and T. Ise, "Dynamic characteristics and stability comparisons between virtual synchronous generator and droop control in inverter-based distributed generators," in *2014 International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA)*, 2014, pp. 1536–1543.
- [14] Y. P. Chen, R. Hesse, D. Turschner, and H.-P. Beck, "Comparison of methods for implementing virtual synchronous machine on inverters," *Renewable energy & power quality journal*, pp. 734–739, 2012.
- [15] R. Rosso, X. Wang, M. Liserre, X. Lu, and S. Engelken, "Grid-Forming Converters: Control Approaches, Grid-Synchronization, and Future Trends—A Review," *IEEE Open Journal of Industry Applications*, vol. 2, pp. 93–109, 2021.
- [16] C. Li, Y. Yang, Y. Cao, L. Wang, and F. Blaabjerg, "Frequency and Voltage Stability Analysis of Grid-Forming Virtual Synchronous Generator Attached to Weak Grid," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 3, pp. 2662–2671, Jun. 2022.
- [17] W. Wu, Y. Chen, L. Zhou, A. Luo, X. Zhou, Z. He, L. Yang, Z. Xie, J. Liu, and M. Zhang, "Sequence impedance modeling and stability comparative analysis of voltage-controlled vsGs and current-controlled vsGs," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 8, pp. 6460–6472, 2019.
- [18] R. Rosso, J. Cassoli, G. Buticchi, S. Engelken, and M. Liserre, "Robust Stability Analysis of LCL Filter Based Synchronverter Under Different Grid Conditions," *IEEE Transactions on Power Electronics*, vol. 34, no. 6, pp. 5842–5853, Jun. 2019.
- [19] L. Ben-Brahim, "The analysis and compensation of dead-time effects in three phase PWM inverters," in *IECON '98. Proceedings of the 24th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.98CH36200)*, vol. 2, Aug. 1998, pp. 792–797 vol.2.
- [20] A. Munoz and T. Lipo, "On-line dead-time compensation technique for open-loop PWM-VSI drives," *IEEE Transactions on Power Electronics*, vol. 14, no. 4, pp. 683–689, Jul. 1999.
- [21] S. Bolognani and M. Zigliotto, "Self-commissioning compensation of inverter non-idealities for sensorless AC drives applications," in *2002 International Conference on Power Electronics, Machines and Drives (Conf. Publ. No. 487)*, Jun. 2002, pp. 30–37, iSSN: 0537-9989.
- [22] N. Urasaki, T. Senjyu, K. Uezato, and T. Funabashi, "An adaptive dead-time compensation strategy for voltage source inverter fed motor drives," *IEEE Transactions on Power Electronics*, vol. 20, no. 5, pp. 1150–1160, Sep. 2005.
- [23] G. Pellegrino, P. Guglielmi, E. Armando, and R. I. Bojoi, "Self-Commissioning Algorithm for Inverter Nonlinearity Compensation in Sensorless Induction Motor Drives," *IEEE Transactions on Industry Applications*, vol. 46, no. 4, pp. 1416–1424, Jul. 2010.
- [24] S. Ahmed, Z. Shen, P. Mattavelli, D. Boroyevich, and K. J. Karimi, "Small-Signal Model of Voltage Source Inverter (VSI) and Voltage Source Converter (VSC) Considering the DeadTime Effect and Space Vector Modulation Types," *IEEE Transactions on Power Electronics*, vol. 32, no. 6, pp. 4145–4156, Jun. 2017.
- [25] M. Zhang, D. Yang, and X. Wang, "Accurate Open-Loop Impedance Model of Single-Phase Voltage Source Inverter (VSI) Considering the Dead-Time Effects," in *2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL)*, Jun. 2019, pp. 1–5.
- [26] A. Rodríguez-Cabero, M. Prodanovic, and J. Roldán-Perez, "Analysis of Dynamic Properties of VSCs Connected to Weak Grids Including the Effects of Dead Time and Time Delays," *IEEE Transactions on Sustainable Energy*, vol. 10, no. 3, pp. 1066–1075, Jul. 2019.
- [27] M. Berg and T. Roinila, "Nonlinear Effect of Dead Time in Small-Signal Modeling of Power-Electronic System Under Low-Load Conditions," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 4, pp. 3204–3213, Dec. 2020.
- [28] V. Mallema, F. Mandrile, E. Carpaneto, and R. Bojoi, "Dead-time effect on two-level voltage source virtual synchronous machines," in *2022 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2022, pp. 01–07.
- [29] —, "General method to foresee the behavior of virtual synchronous machines working with distorted and unbalanced voltage conditions," *IEEE Transactions on Industrial Electronics*, vol. 70, no. 10, pp. 9709–9719, 2023.
- [30] R. Rosso, S. Engelken, and M. Liserre, "On The Implementation of an FRT Strategy for Grid-Forming Converters Under Symmetrical and Asymmetrical Grid Faults," *IEEE Transactions on Industry Applications*, vol. 57, no. 5, pp. 4385–4397, Sep. 2021.



Vincenzo Mallemaci (S'20) was born in Messina, Italy, in 1996. He received the Bachelor and Master degrees both in electrical engineering from Politecnico di Torino, Italy, in 2018 and 2020, respectively. He is currently a Ph.D. student at Dipartimento Energia "G. Ferraris" at Politecnico di Torino. His Ph.D. activity focuses on virtual synchronous machines and control for power electronic grid-connected converters.



Enrico Carpaneto (M'86) was born in Torino, Italy, in 1959. He received the M.Sc. and Ph.D. degrees in electrical engineering from Politecnico di Torino, Torino, Italy, in 1984 and 1989, respectively. He is currently an Associate with the Energy Department, Politecnico di Torino. His research activities cover many different aspects of modeling, simulation and optimization of generation, transmission and distribution systems. He has published more than 100 scientific papers. He has been responsible for several research contracts concerning analysis, operation and planning of distribution networks, power quality, and generation optimization. His current research interests include distribution systems, dispersed generation, virtual synchronous generators, and thermal models. Dr. Carpaneto is a member of the IEEE Power Engineering Society and Associazione Italiana di Elettrotecnica, Elettronica, Automazione, Informatica e Telecomunicazioni (AEIT).



Fabio Mandrile (S'18, M'21) received the M.Sc. and Ph.D. degrees in electrical engineering in 2017 and 2021, respectively, from Politecnico di Torino, Torino, Italy. His main research interests include virtual synchronous generators, power electronics for grid-connected applications, and the experimental characterization of converters and motor drives.



Radu Bojoi (SM'10, F'19) received the MSc degree in Electrical Engineering from Technical University of Iasi, Romania, in 1993, and the Ph.D. in Electrical Engineering from Politecnico di Torino, Italy, in 2002. He is a Full Professor of Power Electronics and Electrical Drives in the Energy Department "G. Ferraris" and Chairman of the Power Electronics Innovation Center at Politecnico di Torino, Italy. Dr. Bojoi published more than 200 papers covering electrical drives and power electronics for industrial applications, transportation electrification, power quality, and home appliances. He was involved in many research projects with industry for direct technology transfer aiming at obtaining new products. Dr. Bojoi is the co-recipient of 7 IEEE prize paper awards.