A comparative overview of ATPG flows targeting traditional and cell-aware fault models

Original
A comparative overview of ATPG flows targeting traditional and cell-aware fault models / Mirabella, Nunzio; Floridia, Andrea; Cantoro, Riccardo; Grosso, Michelangelo; Sonza Reorda, Matteo. - ELETTRONICO. - (2022), pp. 1-4. (Intervento presentato al convegno 29th IEEE International Conference on Electronics Circuits and Systems (ICECS) tenutosi a Glasgow nel 24th - 26th October 2022) [10.1109/ICECS202256217.2022.9971003].

Availability:
This version is available at: 11583/2971532 since: 2022-09-21T07:33:54Z

Publisher:
Institute of Electrical and Electronics Engineers Inc.

Published
DOI:10.1109/ICECS202256217.2022.9971003

Terms of use:
This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright
IEEE postprint/Author's Accepted Manuscript

©2022 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)
A comparative overview of ATPG flows targeting traditional and cell-aware fault models

N. Mirabella1,2, A. Floridia1, R. Cantoro2, M. Grosso1, M. Sonza Reorda2
1STMicroelectronics s.r.l., Italy, 2Dept. of Control and Computer Engineering, Politecnico di Torino, Italy

Abstract—Recently, the adoption of Cell-Aware Testing (CAT) has become an option for an increasing number of semiconductor companies. Typically, CAT is adopted in the context of scan chain tests, and patterns are generated with an Automatic Test Pattern Generation (ATPG) tool. Moreover, past studies have extensively shown the capability of CAT to identify the microchips’ physical defects that would otherwise remain undetected using traditional fault models. However, due to the higher number of patterns generated, an improper CAT-related ATPG flow can lead to a longer test application time. This means higher costs for semiconductor companies, thus reducing the advantages of CAT. The aim of this paper is to overview different ATPG flows supporting CAT, showing advantages and disadvantages of each approach. Each flow is evaluated together with traditional and cell-aware fault models in terms of achievable fault coverage and pattern count. The experimental results are presented through a wide range of open-source benchmarks using a proprietary industrial technology library.

Keywords—ATPG, cell-aware, testing, design for testability, defect testing

I. INTRODUCTION

The continuous miniaturization of technology nodes, combined with the ever-increasing complexity of systems-on-chips (SOCs), especially for application-specific integrated circuits (ASICs), can contribute to an increase in defectiveness of silicon products, making them more difficult to test and achieve low Defective Parts Per Million (DPPM) levels. Customers, on their side, ask for higher quality levels, especially in safety- and mission-critical applications.

As a consequence, microelectronics companies constantly improve manufacturing processes to systematically increase yield. At the same time, they try to reduce the defect level for integrated circuit (IC) designs, regardless of the technology node used. To this purpose, new testing techniques are needed to achieve the least defect rate.

Physical defects can occur at any time during the manufacturing process of semiconductor devices. For this reason, Very-Large-Scale Integration (VLSI) ICs testing plays a key role in detecting possible defects. Basically, ATPG tools use fault models to represent faults into a circuit and create patterns to be used by product engineers on automatic test equipment (ATE). Although common fault models such as stuck-at faults (SAFs), bridging faults (BFs) and transition delay faults (TDFs) can detect a high percentage of defects within a circuit, they view each standard-cell as a black box by considering only the inputs and outputs of each logic gate. As a result, these fault models might not consider some type of physical defects that could possibly occur in the ICs production. ICs require higher quality tests to be applied at the end/during of the manufacturing process, evaluating not only defect-oriented tests [1] but also physical-aware tests [2]. CAT [3], unlike other fault modeling approaches, can model a considerable number of intra-cell defects. These cell-aware faults can be then tested with suitable test patterns generated by an ATPG tool, increasing the overall quality of the manufacturing process by reducing the number of test escapes.

As shown in [4][5], the adoption of CAT (supported by proper ATPG tools) produces a higher number of patterns compared with the other fault models. This in turn causes an increase in testing time on the ATE. To reduce this negative side effect, it is important to find ways to reduce the number of generated patterns and obtain the best trade-off between coverage of all faults, including traditional fault models (stuck-at and transition delay faults) and application time.

For this reason, a good strategy for test engineers is to find the most appropriate test development flow implementing CAT without compromising fault coverage of traditional fault models while maximizing at the same time the coverage of cell-aware (CA) faults addressed by CAT.

Considering the above-mentioned limitations of CAT, the aim of this paper is to propose a comparative overview of different ATPG flows that include CAT. Previous works [6][7] have demonstrated the use of certain ATPG flows supporting CAT. The purpose of the article is not to prove the effectiveness of CAT or to propose new algorithms. These were addressed in previous research that has presented results comparing different failure models [8], determining different methodologies [9][10][11] or improving the characterization of libraries [12]. Differently, in this paper a comparison between different flows (all supported by commercial tools) is performed, to allow test engineers to fully assess their advantages and disadvantages. These flows are evaluated in terms of the coverage obtained and the number of patterns (that ultimately contribute to the testing time). The experimental results were obtained using commercial tools, a proprietary technology that lends itself well to the use of CAT and using open-source benchmarks, all of them with the same scan chain architecture, to make the experiments as design-independent as possible.

This paper is organized as follows: in Section II briefly introduces some background on cell-aware testing; Section III describes in detail the ATPG flows used for this study; Section IV presents and describes the case studies that were used to evaluate the different flows presented in section III; Section V reports the obtained results. Section VI draws some conclusions.
II. BACKGROUND AND MOTIVATIONS

A. Cell-aware testing (CAT)

Cell-aware testing is a methodology increasingly adopted for modelling and testing intra-cell defects such as short circuits, open circuits and transistor defects that may be neglected by traditional inter-cell fault models.

The CAT methodology consists of a preliminary phase aiming at the cell-aware fault models generation. This is a one-time task performed for each cell of the technology library. This step requires the spice netlist, the technology library, and the timing information data (liberty file). This step starts with the layout extraction phase, then an analog fault simulation is performed, followed by a synthesis phase to create the Cell-Aware library models to be used during the IC-level ATPG.

During the layout extraction, the tool extracts from the cell structure (i.e., a transistor-level netlist with layout information) a list of possible defects. Then, for each of the previously extracted defects, an analog simulation is performed to determine the complete set of cell-input combinations that detect the intra-cell defect and the list of Cell Aware (CA) faults. The analog fault simulation exhaustively (i.e., considering all possible input stimuli) compares the outputs of defect-free transistor-level netlist against the outputs of each defective netlist (i.e., the netlist with the defect). A defect is labelled as detected when the defective cell output voltage deviates from the defect-free voltage by more than a specified percentage of the supply voltage for at least one input combination. A defect is labelled as static-CA fault (CAT-STAT) when there is an output difference for at least one vector in a specified time instant. Defects requiring a pair of vectors to be detected are labelled as dynamic-CA faults (CAT-DYN). This analysis requires comparing at regular intervals the output voltages of the defect-free and defective cell. When the defective cell output voltage deviates from the defect-free only for a given number of strobe instants, the defect is labelled as dynamic. The result of this process is a defect matrix for the library cell. Each matrix contains the input values detecting a particular defect and the classification of the defect as static or dynamic. The third step is the cell-aware fault model synthesis. During this step, the defect matrix is optimized in order to reduce the number of test conditions required for detecting the cell defects.

The outcome of the process described previously is then integrated in the standard test flow where the ATPG tool uses all the traditional and CAT fault models to cover all the defects inside an IC [13], generating the scan vectors able to detect all the considered faults. Fig. 1 summarizes the flow used for the characterization of an industrial library.

![Fig. 1. Cell-aware characterization flow](image)

This section presents the different ATPG flows considered for the comparative analysis done in this paper. The flows were divided into two sets of four flows each, considering SAFs and static-CA faults for the first set (ATPG-FLW1 to ATPG-FLW4) and TDFs and dynamic-CA faults for the second set (ATPG-FLW5 to ATPG-FLW8). Since the ATPG tool differentiates the two types of cell-aware faults (static and dynamic), the SAFs flow is matched with the corresponding static-CA faults and the TDFs flow is matched with the corresponding dynamic-CA faults. Furthermore, each flow for a given fault model (e.g., SAFs) has its corresponding identical flow for the different one (e.g., TDFs). It is worth noting that the fault coverage for traditional fault models is ensured by the ATPG tool. In other words, the fault coverage for SAF/TDF is always kept at the maximum.

The following paragraphs detail the eight flows presented above. For every flow once the CA models for the library cells have been defined, the design gate-level netlist (already including the scan-related logic) and libraries are imported into the ATPG tool.

A. SAFs/TDFs ATPG flows incremental with CA faults

Two sets of flows are presented in this section for the SAF and static-CA fault models for ATPG-FLW1/2 and for the TDF and dynamic-CA fault models for ATPG-FLW5/6. The ATPG-FLW1 (5) and 5 (6), respectively) flow implements a typical ATPG run with a SAF (TDF) model fault list that incrementally add a CAT-type flow. The ATPG-FLW2 (6) flow exploits the opposite approach, i.e., it implements a CA-ATPG run and incrementally add an ATPG flow with a fault list of the SAF (TDF) fault model. These flows exploit the ATPG tool to work in an incremental way.

![Fig. 2. ATPG-FLW1 (5) and ATPG-FLW2 (6)](image)

III. POSSIBLE ATPG FLOWS

![Fig. 3. ATPG-FLW3 (7) and ATPG-FLW4 (8)](image)
The ATPG-FLW1 (5) procedure is as follows:

- The ATPG step is run on the SAFs (TDFs) and suitable patterns are generated to detect them.
- The patterns generated for the SAFs (TDFs) are then fault simulated with the static (dynamic) CAT faults.
- A new ATPG step is then executed to generate further patterns to detect the still undetected CAT faults.
- Finally, fault coverage (FC) and pattern count (PC) figures are collected.

The ATPG-FLW2 (6) is reversed with respect to traditional and CA faults. In other words, the ATPG run starts with the CA faults, then the generated patterns are obtained. A fault simulation of the generated patterns with the SAF (TDF) faults is performed. At last, the incremental ATPG run is performed to cover all the undetected SAF (TDF) faults. The pattern count and the coverage percentage are therefore collected. Fig. 2 summarizes the representation of the above-explained flows.

**B. ATPG flow with both SAF/TDF and CAT lists**

The other two sets of flows are presented in this section for the SAF and static-CA fault models for ATPG-FLW3/4 and for the TDF and dynamic-CA fault models for ATPG-FLW7/8, respectively. These flows exploit the use of the ATPG run for creating patterns to find the fault coverage of the considered design. Unlike the previously introduced flows, in ATPG-FLW3 (7) the fault list of SAF (TDF) model and the fault list of static (dynamic) CA fault model are merged before the ATPG is executed.

In the ATPG-FLW4 (8) flow, on the other hand, the ATPG flow are split by fault models. That is, one traditional ATPG flow is performed on a fault list with SAF (TDF) and another separate for static (dynamic) CA faults. The obtained fault lists are then merged (preserving fault detection status) within a single flow, resulting in the summary results of the two flows considered. The collected results consider the total patterns and coverage obtained from the two separate flows.

The ATPG-FLW3 (7) is as follows:

- Once the fault model is defined, all SAFs (TDFs) and static (dynamic) CA faults of the current design are added.
- The ATPG is executed and all patterns created are saved, including considering the coverage obtained for all faults of both the traditional and cell-aware fault model.

### IV. CASE STUDIES

This section presents the designs used for the purpose of this manuscript.

The Open-source benchmarks presented in [14] were synthesized with STMicroelectronics' proprietary 130-nm HCMOS technology for power applications. About five hundred standard cells were characterized for CAT models. For sake of simplicity and conciseness, only fifteen out of twenty-two benchmarks were considered.

All the experiments were performed resorting to a commercial CAT ATPG tool.

For the experiments, a single scan chain was used for each design. This choice stems from the purpose of this work, i.e., comparing different ATPG flows to observe the testing behavior through simple open architectures. Starting from these designs and approaches it is possible to observe the benefits and drawbacks of each flow in terms of coverage and testing time. In TABLE I. the main figures related to the adopted benchmark circuit designs are collected. For each column, the number of sequential (flip-flops) and combinational cells (Logic-Gates), the number of inputs and outputs (PI and PO), and the number of faults collected for each fault model are defined: stuck-at faults (SAFs), transition-delay faults (TDFs), static-CA faults (CAT-STATs), and dynamic-CA faults (CAT-DYNs). It is worth noting that for some designs the cell-aware characterization tool has generated more dynamic-CA faults than static-CA faults.

### TABLE I. BENCHMARKS DETAILS

<table>
<thead>
<tr>
<th>Design</th>
<th>Logic Gates</th>
<th>PIs</th>
<th>POs</th>
<th>SAFs</th>
<th>TDFs</th>
<th>CAT-STATs</th>
<th>CAT-DYNs</th>
</tr>
</thead>
<tbody>
<tr>
<td>B01</td>
<td>90.69%</td>
<td>24</td>
<td></td>
<td>98.09%</td>
<td>26</td>
<td>99.69%</td>
<td>45</td>
</tr>
<tr>
<td>B02</td>
<td>97.27%</td>
<td>44</td>
<td></td>
<td>97.04%</td>
<td>15</td>
<td>97.95%</td>
<td>26</td>
</tr>
<tr>
<td>B03</td>
<td>96.82%</td>
<td>38</td>
<td></td>
<td>98.02%</td>
<td>49</td>
<td>98.92%</td>
<td>74</td>
</tr>
<tr>
<td>B04</td>
<td>98.52%</td>
<td>60</td>
<td></td>
<td>98.52%</td>
<td>79</td>
<td>98.52%</td>
<td>112</td>
</tr>
<tr>
<td>B05</td>
<td>97.03%</td>
<td>87</td>
<td></td>
<td>71.71%</td>
<td>134</td>
<td>71.32%</td>
<td>65</td>
</tr>
<tr>
<td>B06</td>
<td>98.03%</td>
<td>17</td>
<td></td>
<td>98.34%</td>
<td>26</td>
<td>98.38%</td>
<td>23</td>
</tr>
<tr>
<td>B07</td>
<td>97.74%</td>
<td>77</td>
<td></td>
<td>97.74%</td>
<td>114</td>
<td>97.74%</td>
<td>111</td>
</tr>
<tr>
<td>B08</td>
<td>99.93%</td>
<td>37</td>
<td></td>
<td>99.01%</td>
<td>82</td>
<td>99.03%</td>
<td>127</td>
</tr>
<tr>
<td>B09</td>
<td>99.93%</td>
<td>50</td>
<td></td>
<td>99.01%</td>
<td>63</td>
<td>99.03%</td>
<td>52</td>
</tr>
<tr>
<td>B10</td>
<td>98.78%</td>
<td>59</td>
<td></td>
<td>98.73%</td>
<td>75</td>
<td>98.75%</td>
<td>67</td>
</tr>
<tr>
<td>B11</td>
<td>97.47%</td>
<td>144</td>
<td></td>
<td>97.47%</td>
<td>214</td>
<td>97.47%</td>
<td>214</td>
</tr>
<tr>
<td>B12</td>
<td>99.14%</td>
<td>163</td>
<td></td>
<td>99.14%</td>
<td>225</td>
<td>99.14%</td>
<td>205</td>
</tr>
<tr>
<td>B13</td>
<td>97.20%</td>
<td>56</td>
<td></td>
<td>97.20%</td>
<td>87</td>
<td>97.20%</td>
<td>83</td>
</tr>
<tr>
<td>B14</td>
<td>99.93%</td>
<td>694</td>
<td></td>
<td>99.93%</td>
<td>702</td>
<td>99.93%</td>
<td>709</td>
</tr>
<tr>
<td>B15</td>
<td>97.47%</td>
<td>558</td>
<td></td>
<td>97.41%</td>
<td>1,668</td>
<td>97.41%</td>
<td>1,660</td>
</tr>
</tbody>
</table>

**TABLE II. CONSIDERED ATPG FLOWS RESULTS**

<table>
<thead>
<tr>
<th>Design</th>
<th>Flip-Flops</th>
<th>Logic Gates</th>
<th>PIs</th>
<th>POs</th>
<th>SAFs</th>
<th>TDFs</th>
<th>CAT-STATs</th>
<th>CAT-DYNs</th>
</tr>
</thead>
<tbody>
<tr>
<td>B01</td>
<td>90.69%</td>
<td>24</td>
<td></td>
<td>98.09%</td>
<td>26</td>
<td>99.69%</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td>B02</td>
<td>97.27%</td>
<td>44</td>
<td></td>
<td>97.04%</td>
<td>15</td>
<td>97.95%</td>
<td>26</td>
<td></td>
</tr>
<tr>
<td>B03</td>
<td>96.82%</td>
<td>38</td>
<td></td>
<td>98.02%</td>
<td>49</td>
<td>98.92%</td>
<td>74</td>
<td></td>
</tr>
<tr>
<td>B04</td>
<td>98.52%</td>
<td>60</td>
<td></td>
<td>98.52%</td>
<td>79</td>
<td>98.52%</td>
<td>112</td>
<td></td>
</tr>
<tr>
<td>B05</td>
<td>97.03%</td>
<td>87</td>
<td></td>
<td>71.71%</td>
<td>134</td>
<td>71.32%</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>B06</td>
<td>98.03%</td>
<td>17</td>
<td></td>
<td>98.34%</td>
<td>26</td>
<td>98.38%</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td>B07</td>
<td>97.74%</td>
<td>77</td>
<td></td>
<td>97.74%</td>
<td>114</td>
<td>97.74%</td>
<td>111</td>
<td></td>
</tr>
<tr>
<td>B08</td>
<td>99.93%</td>
<td>37</td>
<td></td>
<td>99.01%</td>
<td>82</td>
<td>99.03%</td>
<td>127</td>
<td></td>
</tr>
<tr>
<td>B09</td>
<td>99.93%</td>
<td>50</td>
<td></td>
<td>99.01%</td>
<td>63</td>
<td>99.03%</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>B10</td>
<td>98.78%</td>
<td>59</td>
<td></td>
<td>98.73%</td>
<td>75</td>
<td>98.75%</td>
<td>67</td>
<td></td>
</tr>
<tr>
<td>B11</td>
<td>97.47%</td>
<td>144</td>
<td></td>
<td>97.47%</td>
<td>214</td>
<td>97.47%</td>
<td>214</td>
<td></td>
</tr>
<tr>
<td>B12</td>
<td>99.14%</td>
<td>163</td>
<td></td>
<td>99.14%</td>
<td>225</td>
<td>99.14%</td>
<td>205</td>
<td></td>
</tr>
<tr>
<td>B13</td>
<td>97.20%</td>
<td>56</td>
<td></td>
<td>97.20%</td>
<td>87</td>
<td>97.20%</td>
<td>83</td>
<td></td>
</tr>
<tr>
<td>B14</td>
<td>99.93%</td>
<td>694</td>
<td></td>
<td>99.93%</td>
<td>702</td>
<td>99.93%</td>
<td>709</td>
<td></td>
</tr>
<tr>
<td>B15</td>
<td>97.47%</td>
<td>558</td>
<td></td>
<td>97.41%</td>
<td>1,668</td>
<td>97.41%</td>
<td>1,660</td>
<td></td>
</tr>
</tbody>
</table>
For instance, in the B14 design the synthesis tool inferred a considerable number of XOR-cells. For this kind of cell, the produced defect matrix has more CAT-DYNs than CAT-STAs. Therefore, the overall number of CAT-DYNs is higher than CAT-STAs.

V. EXPERIMENTAL RESULTS

This section discusses the results from the comparison of the various flows for the considered designs, as depicted in TABLE II, where the fault coverage (FC) and the number of patterns (PC) obtained for each design are presented for each considered flow.

By comparing all the methodologies presented and dividing them by type (SAF/static-CAT and TDF/dynamic-CAT) from the results obtained it can be seen that:

- ATPG-FLW1 and ATPG-FLW5 produce on average up to 50% less patterns than the other approaches and thus resulting in a reduced test application time; they would be the best choice for CAT implementation in the test development flow.
- ATPG-FLW4 and ATPG-FLW8 yield the worst results, due to the higher number of patterns and a lower coverage value regarding the ATPG TDF/dynamic-CAT (ATPG-FLW8).

In particular, from ATPG-FLW1 to ATPG-FLW4 similar fault coverage values were obtained. Especially for B14 and B15, by comparing the number of patterns among the various flows, there is a considerable reduction in pattern count compared to the other flows. For ATPG-FLW4 to ATPG-FLW8, only the first flow gives a higher fault coverage than the others, with a lower number of patterns as well. Overall, it can be observed that ATPG-FLW1 and ATPG-FLW5 produce the best results. At the same time, they have up to 50% more pattern generation run-time than the other flows and up to 30% more patterns to detecting CA faults, unlike the other flows where they have up to 50% more patterns to detect CA faults.

Experiments were done using the tools CMGen (for cell-aware fault model generation) and TestMAX™ ATPG (for pattern generation and fault simulation) by Synopsys.

VI. CONCLUSIONS

In this paper, a comparative overview of different test flows for CAT implementation was conducted resorting to a set of open-source benchmarks. The advantages and disadvantages related to the use of CAT methodology considering different test flows were shown. The results obtained showed that the flows ATPG-FLW1 and ATPG-FLW5 (i.e., incremental CA ATPG starting from a set of patterns for traditional fault models) are the most suitable in terms of achievable fault coverage and number of total patterns. Future work will involve the adoption of such approaches within more complex designs.

REFERENCES