# POLITECNICO DI TORINO Repository ISTITUZIONALE

## Error sources in electronic fully-digital impedance bridges

### Original

Error sources in electronic fully-digital impedance bridges / Ortolano, Massimo; Marzano, Martina; D'Elia, Vincenzo; Tran, Ngoc Thanh Mai; Rybski, Ryszard; Kaczmarek, Janusz; Koziol, Miroslaw; Musiol, Krzysztof; Christensen, Andreas; Pokatilov, Andrei; Callegaro, Luca; Kucera, Jan; Power, Oliver. - ELETTRONICO. - (2020), pp. 1-2. (Intervento presentato al convegno 2020 Conference on Precision Electromagnetic Measurements (CPEM)) [10.1109/CPEM49742.2020.9191813].

Availability:

This version is available at: 11583/2845731 since: 2020-09-25T15:00:33Z

Publisher:

**IEEE** 

Published

DOI:10.1109/CPEM49742.2020.9191813

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

# Error sources in electronic fully-digital impedance bridges

Massimo Ortolano<sup>1, 2</sup>, Martina Marzano<sup>2</sup>, Vincenzo D'Elia<sup>2</sup>, Ngoc Thanh Mai Tran<sup>2, 1</sup>, Ryszard Rybski<sup>3</sup>, Janusz Kaczmarek<sup>3</sup>, Mirosław Kozioł<sup>3</sup>, Krzysztof Musioł<sup>4</sup>, Andreas Christensen<sup>5</sup>, Andrei Pokatilov<sup>6</sup>, Luca Callegaro<sup>2</sup>, Jan Kučera<sup>7</sup> and Oliver Power<sup>8</sup>

<sup>1</sup>Politecnico di Torino, Turin, Italy massimo.ortolano@polito.it

<sup>2</sup>Istituto Nazionale di Ricerca Metrologica, Turin, Italy <sup>3</sup>University of Zielona Góra, Zielona Góra, Poland <sup>4</sup> Silesian University of Technology, Gliwice, Poland

<sup>5</sup>Trescal A/S, Silkeborg, Denmark

<sup>6</sup>AS Metrosert, Tallinn, Estonia

<sup>7</sup>Czech Metrology Institute, Prague, Czech Republic <sup>8</sup>National Standards Authority of Ireland, Dublin, Ireland

Abstract—We present here a comprehensive analysis of the error sources in electronic fully-digital impedance bridges, for both sourcing and digitizing bridges. This work can be used as a basis to optimize the design and the operating parameters of digital bridges, and in the evaluation of the uncertainty.

Index Terms—Impedance measurement, bridge circuits, measurement errors, measurement uncertainty, calibration

#### I. INTRODUCTION

In recent years, electronic fully-digital impedance bridges based on polyphase digital signal sources have emerged as devices suitable for primary impedance metrology [1], [2]. With typical accuracies in the  $10^{-6}$ – $10^{-5}$  range, these kinds of bridges are not as accurate as traditional transformerratio bridges, but can measure impedances across the whole complex plane and are characterized by affordable cost, short measuring time and ease of operation. These features make them of interest for calibration laboratories.

We present here a comprehensive analysis of the error sources in electronic fully-digital bridges for two standard architectures: *sourcing* (*DAC-based*) bridges, where an impedance ratio is compared to a reference ratio determined from the settings of a digital signal source; and *digitizing* (*sampling* or *ADC-based*) bridges, where an impedance ratio is compared to a ratio determined from digitized samples.

#### II. SOURCING BRIDGES

For the purpose of analyzing error sources, common four-terminal-pair fully-digital impedance bridges can be reduced to the basic schematic of Fig. 1 on the next page, where the network of a sourcing bridge is represented by black and red lines. Relevant quantities and symbols are defined therein.

For the balanced bridge, the impedance ratio is given by

$$W = \frac{Z_1}{Z_2} = -\frac{E_1}{E_2}. (1)$$

In a sourcing bridge, the readings  $E_1^{\rm read}$  and  $E_2^{\rm read}$  of the voltage phasors  $E_1$  and  $E_2$  are computed from the samples

used to synthesize the two waveforms. Due to the source non-idealities, the actual voltage phasors differ from the readings,  $E_k = [1 + g_k(E_k^{\rm read})]E_k^{\rm read}$ , k = 1, 2, with  $g_k(E_k^{\rm read})$  representing a possibly voltage-dependent complex gain error that accounts for nonlinear magnitude and phase errors. This error can be partially compensated by performing two measurements (channel swapping), one with  $E_1$  and  $E_2$  connected as in Fig. 1 (F configuration) and one with the two channels exchanged (R configuration), and by computing the reading  $W^{\rm read} = \sqrt{E_{1F}^{\rm read} E_{2R}^{\rm read}/(E_{2F}^{\rm read} E_{1R}^{\rm read})}$ .

The impedance ratio W differs from  $W^{\rm read}$  by the error  $\Delta W = W^{\rm read} - W$ . The main components of this error are: i) the source nonlinearity, that is, the dependence of the gain errors  $g_k$  from the generated voltages,  $g_k = g_k(E_k^{\rm read})$ ; ii) the source crosstalk, that is, the interference of one source channel onto another,  $E_j = E_j^{\rm read} + \sum_{k \neq j} a_{jk} E_k^{\rm read}$ ; iii) the bridge unbalance, that is, the deviations of  $V_{\rm L1}$ ,  $V_{\rm L2}$ ,  $V_{\rm H1}$  and  $V_{\rm H2}$  from zero; and iv) the source loading, that is, the fact that  $E_1$  and  $E_2$  have to energize the stray admittances  $Y_{\rm H1}$  and  $Y_{\rm H2}$  through the source output impedance z. Tab. I reports, for each error component, the error equation  $\Delta W/W^{\rm read}$  which results from the analysis of the circuit of Fig. 1, by considering channel swapping. In four-terminal-pair sourcing bridges, the source loading effect is typically negligible, for the mismatch  $Y_{\rm H1} - Y_{\rm H2}$  is usually small compared to  $z^{-1}$ .

#### III. DIGITIZING BRIDGES

The network of a digitizing bridge is represented in Fig. 1 by black and blue lines. The impedance ratio is given by (1). In a digitizing bridge, the readings  $E_1^{\rm read}$  and  $E_2^{\rm read}$  of the voltage phasors  $E_1$  and  $E_2$  are computed from the digitized samples. The digitizer is based on an analog-to-digital converter (ADC) which reads the voltages at the high- and low-potential ports of the impedances  $Z_1$  and  $Z_2$  (the detector D and the digitizer V can be then the same device).

Equations similar to those reported in Tab. I can be derived also for the error sources of a digitizing bridge, just by Bridge error components and models. For the low unbalance term,  $V_{\rm L} = (V_{\rm L1} + V_{\rm L2})/2$  and  $\Delta V_{\rm L} = V_{\rm L1} - V_{\rm L2}$ . For the crosstalk term, for brevity, only the two main channels are considered.

Error source	Error model	$\Delta W/W^{ m read}$
Source nonlinearity	$g_j = g_j(E_k^{\mathrm{read}})$	$-\frac{1}{2}[g_1(E_{1\rm F}^{\rm read}) - g_1(E_{1\rm R}^{\rm read}) - g_2(E_{2\rm F}^{\rm read}) + g_2(E_{2\rm R}^{\rm read})]$
Source crosstalk	$E_j = E_j^{\text{read}} + \sum_{k \neq j} a_{jk} E_k^{\text{read}}$	$-\frac{1}{2} \left[ a_{12} \left( \frac{E_{2\mathrm{F}}^{\mathrm{read}}}{E_{1\mathrm{F}}^{\mathrm{read}}} - \frac{E_{2\mathrm{R}}^{\mathrm{read}}}{E_{1\mathrm{R}}^{\mathrm{read}}} \right) - a_{21} \left( \frac{E_{1\mathrm{F}}^{\mathrm{read}}}{E_{2\mathrm{F}}^{\mathrm{read}}} - \frac{E_{1\mathrm{R}}^{\mathrm{read}}}{E_{2\mathrm{R}}^{\mathrm{read}}} \right) \right]$
Low unbalance	$V_{{ m L}j} eq 0$	$\frac{1}{2}\left[\left(1+W+\frac{Y_{\rm L}}{Y_{\rm 1}}\right)\left(\frac{V_{\rm LF}}{E_{\rm 1F}^{\rm read}}+\frac{V_{\rm LR}}{E_{\rm 2R}^{\rm read}}\right)+\frac{1-W}{2}\left(\frac{\Delta V_{\rm LF}}{E_{\rm 1F}^{\rm read}}+\frac{\Delta V_{\rm LR}}{E_{\rm 2R}^{\rm read}}\right)\right]$
High unbalance	$V_{{ m H}j} eq 0$	$-rac{z}{2Z_{\mathrm{m}}}\left(rac{V_{\mathrm{H1F}}}{E_{\mathrm{1F}}^{\mathrm{read}}}-rac{V_{\mathrm{H1R}}}{E_{\mathrm{1R}}^{\mathrm{read}}}-rac{V_{\mathrm{H2F}}}{E_{\mathrm{2F}}^{\mathrm{read}}}+rac{V_{\mathrm{H2R}}}{E_{\mathrm{2R}}^{\mathrm{read}}} ight)$
Source loading	$Y_{\mathrm{H}j} \neq 0$	$z(Y_{\rm H1}-Y_{\rm H2})$




Fig. 1. Basic schematic of a typical four-terminal-pair fully-digital impedance bridge, with relevant stray parameters (smaller box elements): black and red lines represent the network of a sourcing bridge; black and blue lines represent that of a digitizing one. For a sourcing bridge, the impedance ratio  $Z_1/Z_2$ is directly compared to the reference voltage ratio  $E_1/E_2$  generated by two channels of a polyphase digital signal source. For a digitizing bridge, the impedance ratio  $Z_1/Z_2$  is directly compared to the reference voltage ratio  $E_1/E_2$  measured by the digitizer V, alternatively switched between the two impedances  $Z_1$  and  $Z_2$  through the multiplexer MUX.  $E_L$ ,  $E_3$  and  $E_4$  are auxiliary signals used to realize the four-terminal-pair impedance definition. In particular,  $E_3$  and  $E_4$  generate, through the resistances R, the currents  $I_1$  and  $I_2$  driving  $Z_1$  and  $Z_2$ . In a sourcing bridge, the current transformers  $\operatorname{CT}_1$  and  $\operatorname{CT}_2$  measure  $\Delta I_1$  and  $\Delta I_2$  with associated mutual impedances  $Z_{\rm m}$ , such that  $V_{\rm H1}=Z_{\rm m}\Delta I_{\rm 1}$  and  $V_{\rm H2}=Z_{\rm m}\Delta I_{\rm 2}$ . The output impedances of  $E_1$  and  $E_2$  are represented by  $z.\ Y_{\rm H\,1}$  and  $Y_{\rm H\,2}$  are the interconnection stray admittances between the channels outputs and ground.  $Y_{
m L}$  is the stray admittance between the low terminal pairs of  $Z_1$  and  $Z_2$  and ground. Sourcing bridges are balanced when  $V_{\rm L1}=V_{\rm L2}=0$  and  $V_{\rm H1}=V_{\rm H2}=0$  (or, equivalently,  $\Delta I_1 = \Delta I_2 = 0$ ). The balance is checked by cycling the synchronous detector D, referenced at the frequency f, through the terminals  $V_{L1}$ ,  $V_{L2}$ ,  $V_{H1}$  and  $V_{H2}$ . Digitizing bridges are instead balanced when  $V_{L1}$  $V_{L2} = 0.$ 

reinterpreting the meaning of some bridge parts. In this type of bridge, the actual voltages differ from the readings due to the ADC non-idealities, instead of the source non-idealities. The complex gain error is usually partially compensated by performing the measurements of  $E_1$  and  $E_2$  and, respectively,  $V_{\rm L1}$  and  $V_{\rm L2}$ , with the same digitizer. The usage of just one digitizer in the bridge requires a multiplexer (MUX in Fig. 1) to switch the digitizer input between different measurement points. The crosstalk between the channels of

this multiplexer, which is counterpart to the crosstalk between channels in the sourcing bridge, causes a measurement error. Finally, the digitizer with its finite input impedance and the interconnecting cables load the high-potential ports of  $Z_1$  and  $Z_2$  with the admittances  $Y_{\rm H1}$  and  $Y_{\rm H2}$ , as a counterpart to the source loading effect. However, in the case of a digitizing bridge, the loading effect can be higher, and suitable buffers with high input impedance may need to be placed between the high-potential ports and the digitizer input.

#### IV. CONCLUSIONS

The error analysis herewith presented is intended as a tool useful both in the design of digital bridges, by allowing an informed choice of the bridge topology and components, and during its operation, to calculate corrections to the bridge readings and to evaluate the measurement uncertainty.

The modelling presented allows one to analyze both sourcing and digitizing bridges. The influence of the different error sources on the measurement outcome is strongly dependent on the bridge type, specific properties of the components employed, and the values of the standards being compared. As a rule of thumb, sourcing bridges might be more suitable for the comparison of high-valued impedances, digitizing bridges for low-valued ones.

At the time of the Conference, we shall present the application of this error analysis to digital bridges and impedance measurements performed in the framework of the project EMPIR 17RPT04 VersICaL: A versatile impedance calibration laboratory based on digital impedance bridges.

#### V. ACKNOWLEDGEMENTS

This project has received funding from the EMPIR programme co-financed by the Participating States and from the European Union's Horizon 2020 research and innovation programme.

#### REFERENCES

- [1] F. Overney and B. Jeanneret, "Impedance bridges: from Wheatstone to Josephson," *Metrologia*, vol. 55, pp. S119–S134, 2018.
- [2] M. Ortolano, L. Palafox, J. Kučera, L. Callegaro, V. D'Elia, M. Marzano, F. Overney, and G. Gülmez, "An international comparison of phase angle standards between the novel impedance bridges of CMI, INRIM and METAS," *Metrologia*, vol. 55, pp. 499–512, 2018.