

Investigating the properties of interfacial layers in planar Schottky contacts on hydrogen-terminated diamond through direct current/small-signal characterization and radial line

*Original*

Investigating the properties of interfacial layers in planar Schottky contacts on hydrogen-terminated diamond through direct current/small-signal characterization and radial line small-signal modelling / Cappelluti, F., Ghione, G., S. A. O., R., D. A. J., M., C., V., E., L.. - In: APPLIED PHYSICS LETTERS. - ISSN 0003-6951. - STAMPA. - 106:10(2015), p. 103504. [10.1063/1.4915297]

*Availability:*

This version is available at: 11583/2597754 since: 2023-02-06T11:09:28Z

*Publisher:*

AIP Publishing

*Published*

DOI:10.1063/1.4915297

*Terms of use:*

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

*Publisher copyright*

(Article begins on next page)

# Investigating the properties of interfacial layers in planar Schottky contacts on hydrogen-terminated diamond through DC/small-signal characterization and radial line small-signal modelling

F. Cappelluti,<sup>1</sup> G. Ghione,<sup>1</sup> S. A. O. Russell,<sup>2</sup> D. A. J. Moran,<sup>3</sup> C. Verona,<sup>4</sup> and E. Limiti<sup>4</sup>

<sup>1</sup>*Politecnico di Torino, DET, corso Duca degli Abruzzi 24, 10129 Torino, Italy*

<sup>2</sup>*School of Engineering, University of Warwick, Coventry CV4 7AL, United Kingdom*

<sup>3</sup>*School of Engineering, University of Glasgow, Glasgow G12 8LT, United Kingdom*

<sup>4</sup>*Università di Roma Tor Vergata, EE Dept., Via del Politecnico 1, 00133 Roma, Italy*

(Dated: 27 March 2015)

Large-area Schottky diodes on hydrogen-terminated diamond are investigated through DC and small-signal characterization and physics-based equivalent circuit modeling. Measured current- and capacitance-voltage characteristics suggest significant distributed resistance effects induced by the relatively low mobility of the 2D hole gas in the diamond sub-surface. A *distributed equivalent circuit model* of the device is proposed aimed at correlating the device physics with the observed electrical behavior. It is shown that a heterostructure-like model of H-diamond Schottky contacts, including a thin non-conductive interfacial layer that separates the 2D hole channel from the Schottky barrier, enables an accurate description of both the device DC and AC behaviour and the extraction of relevant quantitative information on the physical parameters of the interface, channel charge control and carrier mobility.

The operation of field-effect transistors (FET) exploiting the hydrogenated diamond<sup>1,2</sup> is based on several physical mechanisms whose details have not yet been fully clarified. As well known, the H-termination of diamond induces a high  $p$ -type surface conductivity due to the formation of a hole accumulation layer in the diamond subsurface. This two-dimensional hole gas (2DHG) is then used as the transistor conductive channel, whose control is performed through a gate realized by Schottky rectifying contacts or metal-insulator structures deposited on the H-diamond surface. Surface adsorbates are thought to be responsible for the 2DHG formation through an interfacial exchange of electrons from the valence band into an empty electronic state of the adsorbate (surface transfer doping<sup>3-5</sup>) or through the generation of a dipole layer that electrostatically induces the upward bending of the diamond valence band<sup>2</sup>. Both Metal Semiconductor FETs (MESFETs) and Metal-Insulator-Semiconductor FETs (MISFETs) have been fabricated on H-terminated diamond; in the first case, the gate metal is directly deposited on the diamond surface, whereas in the second case a few nanometers thick insulating layer is formed on the diamond surface by atomic layer deposition (see<sup>2,6,7</sup> and references therein), aimed at improving the stability of the diamond surface. Indeed, the analysis of the electrical behavior of Schottky contacts on H-terminated diamond, as also discussed in this work, suggests a strong similarity in the basic operation principle of H-diamond MESFETs and MISFETs, that is related to the presence, in both cases, of a thin insulating layer separating the diamond surface from the gate metal. A first interpretation in this direction was proposed in<sup>8</sup>, where a thick barrier layer (around 30 nm) with a large, somewhat unphysical relative dielectric constant (around 50) is postulated to explain the suppression of tunnel currents that would arise if the diamond surface were in direct contact with the metal. The existence of a barrier insulating interfacial layer was also consistent with capacitance-voltage (C/V) measurements and microstructural characterizations in<sup>9</sup>, that led to an estimation of the thickness of the barrier layer of the order of 5-10 nm. A MIM tunnelling model developed in<sup>10</sup> was also exploited in<sup>9</sup> to fit the measured current-voltage (I/V) curves in forward bias, with a barrier height of 2.4 eV and a barrier thickness of 4.7 nm. In contrast, a thermionic emission model is exploited in<sup>8</sup> to explain the behaviour in forward bias, with an estimated barrier height of 1 eV; the model satisfactorily fits the experimental data immediately above the onset but strongly deviates at high bias, suggesting a bias-dependent series resistance. Schottky-barrier thermionic emission model is also invoked in<sup>11</sup> where the I/V curves are fitted with a barrier height of 1.6 eV and




FIG. 1. Layout of test structures used for I/V and C/V characterization; the radius of the circular electrode is  $50 \mu\text{m}$ , the distance between gate and ohmic contact is about  $2 \mu\text{m}$ .

ideality factor close to one (1.01), and more recently in<sup>12</sup>, from temperature-dependent I/V characterization, with estimated barrier height of 0.59 eV and ideality factor of 1.01.

This letter presents a combined experimental and simulative study of the DC and small-signal characteristics of H-diamond Schottky contacts aimed at gaining a deeper understanding of the underlying charge control and transport mechanisms. Such an understanding is also strictly correlated to the need to solve several technological issues affecting device instability and degradation<sup>13</sup> and to develop suitable physics-based and compact models<sup>14,15</sup> for device design and optimization.

Room temperature I/V and small-signal measurements in the frequency range 100 kHz - 5 MHz were carried out on Schottky diodes realized at the University of Glasgow and at the Università di Tor Vergata on H-terminated diamond with Al as the Schottky metal, see Figure 1 for the layout of the fabricated diodes. A high-quality intrinsic single crystal diamond film with a thickness of about  $2 \mu\text{m}$  was homoepitaxially grown by Microwave Plasma Enhanced Chemical Vapour Deposition (MWPECVD) on  $4 \times 4 \times 0.5 \text{ mm}^3$  commercial low-cost synthetic High Pressure High Temperature (HPHT) diamond substrate polished on

both sides. The intrinsic diamond typical growth conditions were the following: substrate temperature of 650 °C, microwave power 600 W, pressure of 120 mbar, methane (CH<sub>4</sub>) and hydrogen (H<sub>2</sub>) flow rates 1 and 100 sccm, respectively. Hydrogen termination was performed by exposing the diamond surface to H plasma in the same microwave CVD reactor, in-situ, at the end of the growth. Electrical test structures were then fabricated on the hydrogen-terminated diamond surface using a process that is identical to that reported elsewhere for the production of H-diamond FETs<sup>16</sup> and is summarised as follows: 80 nm of gold (Au) was deposited onto the hydrogen-terminated diamond surface via electron-beam evaporation to simultaneously protect the surface during processing and to form an ohmic contact to the underlying 2DHG. Patterning of the test structures was performed using poly(methyl methacrylate) resist and a Vistec VB6 electron-beam lithography tool operating at 100 keV. Individual test structures were electrically isolated by treating the exposed diamond surface to oxygen plasma after selective removal of the Au layer by potassium iodide (KI) wet etch. KI wet etch was used again to selectively remove the Au before depositing the gate metal (20 nm Al / 20 nm Pt / 40nm Au) onto the diamond surface. This process simultaneously acts to form the ohmic contact from the remaining Au and produce a gate-ohmic contact separation of 2 μm.

Measured I/V curves clearly exhibited a rectifying, asymmetric behaviour, while C/V curves showed a steep increase followed by a constant plateau that resemble the onset of a 2D conductive channel separated from the metal by a non-conductive layer<sup>8,9</sup>. Both the I/V and C/V detailed characteristics showed a low amount of hysteresis when repeatedly measured from the ON to the OFF state and viceversa. Moreover, some degradation was noticed by repeating I/V characterizations after the small-signal characterization. Van Der Pauw (VDP) and Transmission Line Method test structures were also fabricated on the same wafer to characterize the electrical behavior of the ohmic contacts and the exposed (i.e. contact free) H-diamond surface. Sheet resistance was found on the average to be 8600 Ω/sq with contact resistance of about 5.8 Ω ·mm. Mobility of about 80 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> and sheet hole density between 0.8 and 1.1 × 10<sup>13</sup> cm<sup>-2</sup> were extracted for the exposed regions.

To introduce the discussion, we recall that the electrical behaviour of Schottky barriers coupled with interfacial layers is complex, and many conduction mechanisms can play a role (see e.g. Chapters. 3, 4 and 8 in<sup>17</sup>), also depending on the technological quality of the interface. Due to the different material interfaces of the dielectric layer, the metal-semiconductor




FIG. 2. Measured I/V (symbols) and fitting (solid line) based on thermionic emission model across an asymmetric interfacial potential barrier, whose energy band at thermal equilibrium is depicted in the inset.

potential barrier will be, in general, asymmetric. The main conduction mechanisms that may be invoked are thermionic emission<sup>18</sup>, tunneling through the dielectric layer (see<sup>17,19</sup>), and also trap-assisted tunneling (referred to as Poole-Frenkel model, see<sup>17</sup>). Both the thermionic and the tunneling currents are affected by barrier lowering and thinning due to the image force; such effects can be taken into account numerically e.g. according to the implementation in<sup>20</sup>, that was the basis for the present DC model. Finally, leakage currents associated with local or distributed defects approximately following Ohm’s law with a constant leakage conductance are also possible, see<sup>21</sup>.

I/V measurements exhibiting a low amount of hysteresis (and therefore attributed to “technologically successful” devices), showed a number of common features, as can be seen from a representative I/V curve reported in Fig. 2: the I/V curves are almost symmetrical at very low direct or forward bias; strong asymmetry exist at intermediate bias, leading to exponentially large current in forward bias and to soft saturation in reverse bias. Finally,

a linear behaviour again prevails in strong forward bias. As a first remark, we notice that the strong asymmetry present at intermediate forward and reverse bias is hardly compatible with a tunneling model, that yields almost symmetrical currents also in the presence of an asymmetric barrier, as remarked e.g. in<sup>20</sup>. The asymmetry argument is perhaps the strongest in favour of a thermionic interpretation of the current; indeed, as already remarked, a tunneling model (from<sup>10</sup>, Appendix A1) with proper barrier height and thickness is able to accurately fit the I/V characteristics in *forward* bias<sup>9</sup>. Concerning the low and high bias behaviour, this is compatible with a parasitic series resistance and a parallel leakage conductance. Notice that a more accurate fit at large forward bias (i.e. when the current is large) would require a distributed, radial model of the kind developed for the small-signal analysis; however, for small currents the distributed DC effect is negligible while for large currents it amounts to a slightly nonlinear behaviour of the parasitic series resistance.

Figure 2 shows a fitting of the I/V set through an asymmetric thermionic emission model including image effect barrier lowering (the layer permittivity is assumed to be 9, similar to that reported in<sup>9</sup>). Nominal parameters have been used for the Richardson constant while the hole effective mass is  $0.9 m_0$ . The barrier height is 1.5 eV and 0.5 eV on the metal and semiconductor sides, respectively, the series resistance is  $3.5e-5 \Omega \cdot m^2$ , the leakage conductance  $5 S/m^2$ . The ideality factor is assumed as 1 and the interfacial layer (IL) thickness is assumed to be 5.5 nm. Small deviations from this value can result in a good fit if the barrier height is properly adjusted; however, with this barrier thickness and height the tunneling current as derived from the numerical model in<sup>20</sup> is small with respect to the thermionic emission current. It is worth noting that the derived IL physical parameters are similar to those previously reported in different studies, suggesting that the IL is inherent to the formation of the Al/H-diamond contact, regardless of the specific fabrication process adopted. In particular, the estimated values of energy barrier height and thickness are consistent with those extracted from I/V<sup>9,10</sup>, C/V<sup>9</sup> and transmission electron microscope characterizations<sup>9</sup> by other research groups. The estimated IL thickness is also compatible with the gate breakdown voltage reported in<sup>22</sup>, Fig. 1, for FETs operating in the linear region.

The measured small-signal C/V and conductance-voltage (G/V) characteristics reported in Fig. 3 also show a behaviour compatible with the charge control expected for a Schottky barrier separated from the channel by an interfacial layer<sup>9,22</sup>. However, as already mentioned,

a marked dependence on the AC frequency signal is observed, that in principle can be induced by parasitic lumped resistances (such as those associated with the exposed H-diamond region between the Schottky gate and ohmic contact and to the ohmic contact resistance itself) and/or by distributed effects of the channel resistance<sup>23,24</sup>.

In the present case, due to the large gate contact area of the samples and the relatively low mobility (around  $100 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ) of the 2DHG, a model based on a quasi-static approach, as usually exploited in H-diamond FET equivalent circuits<sup>22</sup>, where the Schottky contact is connected to the ohmic one by a lumped admittance (including capacitance as well as shunt and series resistances), does not provide an accurate description of the observed frequency dispersion. Such non-quasi-static behaviour may be obtained, as depicted in Fig. 4, by modeling the device as a *distributed RC network*, in which the Schottky barrier is described by the gate-IL-diamond heterostructure<sup>22</sup> derived from the I/V analysis, and transport across the channel is modeled by a distributed series resistance. In particular, the circular symmetry of the samples suggested the development of a *radial line* equivalent circuit, extending the approach in<sup>25</sup>. In Fig. 4,  $C_{\text{IL}}$  and  $C_{\text{ch}}(V)$  are the per-unit-area IL and channel capacitance, respectively;  $G_{\text{d}}$  is the per-unit-area conductance accounting for the gate-channel leakage current;  $R_{\text{ch}} = 1/(q\mu_h p_s)$  is the equivalent channel sheet resistance, being  $\mu_h$  and  $p_s$  the 2DHG mobility and sheet density, respectively. The voltage dependent 2DHG concentration is computed by integrating the equivalent gate-channel capacitance provided by the series connection of  $C_{\text{IL}}$  and  $C_{\text{ch}}(V)$ .

Thus, the device is described by a nonuniform radial transmission line with nonconstant per-unit-length (p.u.l.) parameters that depend on the DC operating point. The input admittance of the radial line admits for an analytic expression whose detailed derivation is reported in<sup>26</sup> together with a validation against physics-based simulations. In Fig.5 the input admittance predicted by the distributed model (Eq. (7) in<sup>26</sup>) is compared with its lumped approximation (Eq. (8) in<sup>26</sup>) for devices with gate radius ranging from  $1 \mu\text{m}$  up to  $50 \mu\text{m}$  and in two different gate bias conditions. The analysis clearly shows that in large area samples only the distributed model enables to recover a physics-based description of the channel charge control law. In small area samples the lumped approximation is accurate enough, provided that the total channel resistance is correctly estimated as  $R_{\text{ch}}/(8\pi)$ , see<sup>26</sup>.

Coming back to the interpretation of the small-signal measurements, Fig. 3 compares the fitted C/V and G/V characteristics calculated from Eq. (7) in<sup>26</sup> by assuming physical param-




FIG. 3. Experimental (symbols) and fitted (solid and dashed lines)  $C/V$  (a) and  $G/V$  (b) characteristics at 100 kHz, 1 MHz, and 5 MHz. Dashed line curves assume hole mobility  $\mu_1 = 80 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ , while solid lines are an optimized fit with hole mobility  $\mu_2 = 180 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ .

eters for the Al/IL/diamond cross-section as derived from the I/V analysis. In particular, the interfacial layer capacitance is set to  $1.45 \text{ } \mu\text{F}$ , corresponding to a IL thickness of about  $5.5 \text{ nm}$  for a dielectric constant value of 9. Two fitted curves are reported, one assuming a channel mobility of  $80 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  as extracted from VDP measurement, one with an optimized value of  $180 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  allowing for a better fit of the experimental curves. A good agreement is found, considering the possible deviations of the measured data due to the nonuniform interface quality of the analyzed samples. Finally, the estimated charge control model  $p_s(V_G)$  and voltage dependent channel resistance  $R_{\text{ch}}(V_G)$  are shown in Fig. 6.

In conclusion, physical models have been developed for the interpretation of I/V and frequency-dependent  $C/V$  characteristics of large-area Schottky diodes on H-terminated diamond. Based on the physical parameters of the Al/IL/diamond cross-section estimated from the I/V analysis, a radial line model has been developed to correlate the 2DHG charge

control and mobility to the small-signal behaviour. The good quantitative agreement between measurements and model further supports the hypothesis<sup>8,9</sup> of a thin non-conductive interfacial layer separating the 2D hole channel from the Schottky barrier, across which transport appears to be dominated by thermionic emission.

We acknowledge support by ESA project 4000107749/13/NL/RA.

## REFERENCES

- <sup>1</sup>M. Kasu, K. Ueda, H. Ye, Y. Yamauchi, S. Sasaki, and T. Makimoto, *Diam. Rel. Mat.* **15**, 783 (2006).
- <sup>2</sup>H. Kawarada, *Jpn. J. Appl. Phys.* **51**, 090111 (2012).
- <sup>3</sup>F. Maier, M. Riedel, B. Mantel, J. Ristein, and L. Ley, *Phys. Rev. Lett.* **85**, 3472 (2000).
- <sup>4</sup>W. Chen, D. Qi, X. Gao, and A. T. S. Wee, *Prog. Surf. Sci.* **84**, 279 (2009).
- <sup>5</sup>S. A. O. Russell, L. Cao, D. Qi, A. Tallaire, K. G. Crawford, A. T. S. Wee, and D. A. J. Moran, *Appl. Phys. Lett.* **103**, 202112 (2013).




FIG. 4. Radial transmission line equivalent circuit of the circular diodes; the p.u.l. parameters are space-dependent through the scaling factor  $W_r = 2\pi r$ .  $R_s$  models parasitic access and contact resistances.  $R$  is the radius of the gate contact.




FIG. 5. Frequency behavior of the imaginary and real part of the small signal admittance of circular diodes as predicted by the distributed model (symbols) and lumped model (lines) for different values of the gate radius  $R = 1, 10, 25, 50 \mu\text{m}$ , for two different gate bias points: (a) and (b) are calculated at  $V = -1 \text{ V}$  (channel at threshold, see Fig. 6), (c) and (d) at  $V = -2 \text{ V}$  (above threshold). Carrier mobility is  $50 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ . Note that the imaginary part is scaled by the Area, while the real part is scaled by the square of the Area.

<sup>6</sup>A. Daicho, T. Saito, S. Kurihara, A. Hiraiwa, and H. Kawarada, J. Appl. Phys. **115**, 223711 (2012).

<sup>7</sup>J. Liu, M. Liao, M. Imura, A. Tanaka, H. Iwai, and Y. Koide, Nature Sci. Rep. **4** (2014).

<sup>8</sup>A. Denisenko, A. Aleksov, A. Pribil, P. Gluche, W. Ebert, and E. Kohn, Diam. Rel. Mat. **9**, 1138 (2000).




FIG. 6. 2DHG concentration and channel resistance (in the inset) *vs.* gate voltage as extracted from the  $C/V$  and  $G/V$  measurements.

- <sup>9</sup>M. Kubovic, M. Kasu, Y. Yamauchi, K. Ueda, and H. Kageshima, *Diam. Rel. Mat.* **18**, 796 (2009).
- <sup>10</sup>A. Aleksov, *Konzepte und Technologie für diamantbasierende Feldeffekttransistoren*, Ph.D. thesis, Ulm University (2002).
- <sup>11</sup>D. Takeuchi, S. Yamanaka, and H. Okushi, *Diam. Rel. Mat.* **11**, 355 (2002).
- <sup>12</sup>K. Tsugawa, H. Noda, K. Hirose, and H. Kawarada, *Phys. Rev. B* **81**, 045303 (2010).
- <sup>13</sup>M. Kasu, K. Ueda, Y. Yamauchi, A. Tallaire, and T. Makimoto, *Diam. Rel. Mat.* **16**, 1010 (2007).
- <sup>14</sup>V. Camarchia, F. Cappelluti, G. Ghione, M. C. Rossi, P. Calvani, G. Conte, B. Pasciuto, E. Limiti, D. Dominijanni, and E. Giovine, *Solid State Electron.* **55**, 19 (2011).
- <sup>15</sup>V. Camarchia, F. Cappelluti, G. Ghione, M. Pirola, G. Conte, B. Pasciuto, E. Limiti, and E. Giovine, *Diam. Rel. Mat.* **26**, 15 (2012).
- <sup>16</sup>D. A. J. Moran, O. J. L. Fox, H. McLelland, S. Russell, and P. W. May, *Electron Dev. Lett.* **32**,

599 (2011).

<sup>17</sup>S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices* (Wiley, 2007).

<sup>18</sup>J. G. Simmons, *J. Appl. Phys.* **35**, 2472 (1964).

<sup>19</sup>J. G. Simmons, *J. Appl. Phys.* **34**, 1793 (1963).

<sup>20</sup>T. O'Regan, M. Chin, C. Tan, and A. Birdwell, *Modeling, Fabrication, and Electrical Testing of Metal-Insulator-Metal Diode (ARL-TN-0464)*, Technical Report ARL-TN-0464 (Army Research Laboratory, 2011).

<sup>21</sup>A. Vescan, W. Ebert, T. Borst, and E. Kohn, *Diam. Rel. Mat.* **4**, 661 (1995).

<sup>22</sup>A. Kubovic, A. Denisenko, W. Ebert, M. Kasu, I. Kallfass, and E. Kohn, *Diam. Rel. Mat.* **13**, 755 (2004).

<sup>23</sup>E. H. Nicollian, J. R. Brews, and E. H. Nicollian, *MOS (metal oxide semiconductor) physics and technology*, Vol. 1987 (Wiley New York et al., 1982).

<sup>24</sup>P.-M. Chow and K.-L. Wang, *Trans. Electron Dev.* **33**, 1299 (1986).

<sup>25</sup>G. Reeves, *Solid State Electron.* **23**, 487 (1980).

<sup>26</sup>“See supplemental material at [url will be inserted by aip] for the formula and mathematical derivation of the radial line input admittance.”.