K-band GaAs MMIC Doherty power amplifier for microwave radio with optimized driver

Roberto Quaglia, Member, IEEE, Vittorio Camarchia, Senior Member, IEEE, Tao Jiang, Marco Pirola, Member, IEEE, Simona Donati Guerrieri, Member, IEEE, and Brian Loran

Abstract—In this paper, a Doherty power amplifier for K-band point-to-point microwave radio, developed in TriQuint GaAs 0.15 μm PWR pHEMT monolithic technology, is presented. Highly efficient driver stages on both the main and auxiliary branches have been designed and optimized to boost gain with minimal impact on power added efficiency. The selected architecture enables a modular combination to reach higher power levels. Matching network structures have been designed, according to simple equivalent circuit approaches, to obtain the desired 10% fractional bandwidth. The fabricated power amplifier exhibits, at 24 GHz in continuous wave conditions, an output power of 30.9 dBm, with a power added efficiency of 38% at saturation and 20% at 6 dB of output power back-off, together with a gain of 12.5 dB. System level characterization at 24 GHz, in very demanding conditions, with 28 MHz channel, 7.5 dB peak-to-average ratio modulated signal, showed full compliance with the standard emission mask, adopting a simple predistorter, with average output power of 23.5 dBm, and average efficiency above 14%. The measured performance favorably compare with other academic and commercial K-band power amplifiers for similar applications.

Index Terms—Gallium arsenide, MMICs, Doherty power amplifiers, point-to-point radio.

I. INTRODUCTION

MICROWAVE point-to-point radio represents a convenient solution for the deployment of mobile network backhauls when compared to wired solutions in terms of installation and maintenance costs. The adopted frequency bands span nowadays the entire microwave frequency spectrum, from 7 to 42 GHz [1]. Focusing on the power amplifier (PA), the growing request for high peak-to-average modulated signals asks for advanced solutions to enhance the average Power Added Efficiency (PAE). In fact, increasing PAE gives great advantages not only in terms of power consumption, but also concerning the simplification of the cooling setup, implying cost and weight reduction.

High efficiency PA schemes like the Doherty Power Amplifier (DPA) have been demonstrated at lower frequencies, also exploiting the promising GaN technology e.g.,[2]–[4], but the trend is towards increasing the working frequency, for capacity improvement and apparatus size reduction. In this framework, particular interest is given to K-band, also adopted for satellite communications and radars. At these frequencies, the demonstrated power amplifiers are mainly limited to class AB parallel stages, developed in GaAs MMIC technology.

The aim of this work is to explore the Doherty scheme as an alternative to conventional class AB PAs for K-band (20.8 to 24 GHz) microwave backhaul. In fact, a GaAs MMIC DPA has been designed in TriQuint Semiconductor’s 0.15 μm PWR pHEMT MMIC process. The guidelines for the device selection and the design strategies have been presented in [5], together with preliminary simulation results. This paper, in addition to the content of [5], contains several new results: a detailed description of the design procedure, the Continuous Wave (CW) experimental characterization of the realized MMIC, and a system level characterization in K-band, that represent a significant added value and relevant scientific content.

The MMIC of this work represents one of the first examples of GaAs K-band DPAs. In fact, the work of [6] presented a DPA developed in Ku-band on GaAs MMICBlue. However, it was designed for an output power of 25 dBm, i.e., 6 dB less than in this work, and showed a limited gain of 8 dB. This paper presents a novel contribution: thanks to the careful design of the architecture, driver stages and matching networks, the fabricated GaAs DPA can be considered a promising solution for point-to-point applications in terms of gain, power and PAE levels.

The paper is organized as follows: Section II presents the design strategy, Section III shows the most important simulation results, while in Section IV the CW and system level experimental characterization results are shown. Finally, in Section V some conclusions are drawn.

II. DESIGN

Considering the high directivity of the adopted antennas, microwave backhaul radio links require power levels on the order of a few watts to guarantee the needed coverage distance range. In the present work we present a DPA with a single power device for main and auxiliary stages, targeting an output power of 31 dBm in the 21.2-23.6 GHz band. The design has been developed utilizing for the power stage 12×85 μm power devices. This device, for which an accurate foundry non-linear model is available, delivers an output power of around 29 dBm. With respect to more complex DPAs adopting combined (larger periphery) main and auxiliary units, this choice
allows the designing, testing, and optimization of a single-cell building-block DPA with more favorable impedance levels. Once the single-cell DPA performance is assessed, higher power levels can be reached combining these single-cells using 50 Ω combiners/splitters. The complete scheme of the amplifier is reported in Fig. 1, where all the component values are indicated: the reported dimensions refer to the final layout, refined with electro-magnetic simulations. In the following, the most critical aspects of the design will be addressed highlighting the strategy adopted in the present work.

### A. Doherty gain enhancement

The achievement of higher gain is a crucial aspect in PAs, also considering its impact on the resulting PAE. Since, with respect to analogous combined PAs [2], DPAs suffer of gain degradation, we investigated two driving architectures, see Fig. 2, in terms of performance and complexity.

![Driver Strategies](image)

**Fig. 2.** Comparison between driver strategies for DPA. Strategy (a) employs a single driver before the DPA, instead (b) adopts a driver for both main and auxiliary branches. While both schemes exhibit similar behavior in terms of gain improvement, the situation is rather different concerning the overall PAE. To compare the two schemes, we started considering an ideal DPA without driver, adopting 12×85 μm devices for main and auxiliary. According to single tone simulations, this DPA exhibits a gain $G_{DPA}$ of 6 dB, with an efficiency $\eta_{DPA}$ of 41% and a PAE of 31% at 6 dB back-off. The PAE in the two cases is evaluated as $PAE_{a,b} = \eta_{a,b} (1 - \frac{1}{G_{DPA}})$, where $\eta_{a,b}$ and $G_{a,b}$ are the overall efficiency and gain, respectively. These results allow us to evaluate the overall PAE of the scheme of solution (a): in fact, the overall gain $G_a$ is the product between driver’s gain and $G_{DPA}$, while the total efficiency can be approximated as:

$$
\eta_a = \left(1 - \frac{1}{\eta_{DPA}} + \frac{1}{G_{DPA} \eta_D} \right)^{-1},
$$

where $\eta_D$ is the driver’s efficiency: the driver is assumed as an ideal amplifier, since we are interested in a comparative analysis. The resulting overall PAE is plotted vs. drivers’ efficiency in Fig. 3 (dashed lines), for different drivers’ gain values.

![PAE vs. Driver Efficiency](image)

**Fig. 3.** Total PAE of DPA with driver vs. driver efficiency, for different driver gains. Strategy (a): dashed lines. Strategy (b): solid lines. Ideal DPA PAE without driver: solid horizontal line.

The assessment of the 6 dB OBO PAE for the scheme of
Fig. 2(b) requires some assumptions and additional data. In particular, the overall PAE is the PAE of the main branch only, i.e., the cascade of the driver + the 12×85 μm device on load condition before DPA break point, multiplied by a factor β < 1 that accounts for power lost due to auxiliary stage non-ideal behaviour. Single tone simulations have been performed on the 12×85 μm device loaded with double real impedance load with respect to the optimum one, i.e., the load ideally seen by the main device before auxiliary turning-on. At an output power 6 dB lower than the DPA maximum output power, the HEMT shows a gain $G_H$ of 8.7 dB and an efficiency $\eta_H$ of 52%. Then, the overall gain $G_b$ has been evaluated as the product of the driver’s gain and $G_H$, and accounting for the splitting factor of the input divider, set at 2.7 dB for coherence with the other scheme. The overall efficiency can be approximated as:

$$\eta_b = \beta \left( \frac{1}{\eta_H} + \frac{1}{G_H \eta_D} \right)^{-1}.$$  

With $\beta = 0.85$, a value obtained from preliminary simulations on this structure, the overall PAE is plotted in Fig. 3 (solid lines).

Observing Fig. 3, it can be noticed that solution (b), always offers higher PAE than (a). Moreover, a higher PAE than DPA without driver (horizontal line in the figure) is obtained for lower driver efficiencies. For example, to provide PAE enhancements using a 6 dB gain driver, scheme (b) just needs a 20% efficiency (see blue solid line in Fig. 3), while, in scheme (a), a 40% efficiency is required.

Solution (b) has hence been adopted, also considering its advantages in terms of output power and linearity. In fact, the auxiliary power device is biased in class B/AB since the auxiliary driver, biased in class C, is responsible for correctly turning-on the auxiliary branch [4]. On the other hand, solution (b) requires a more complex layout, and an increased number of different bias voltages. Concerning the driver amplifiers, a 8×50 μm device has been chosen since it is able to deliver, before its compression, the input power needed to fully drive the main and auxiliary 12×85 μm power devices.

### B. Matching strategy

The intrinsic drain optimum load of the power device, extracted from simulated load-pull on the non-linear model, resulted in $R_{opt} = 20 \, \Omega$, the value hence adopted for the characteristic impedance of the Doherty impedance inverter $Z_0$. The common load $Z_L = 10 \, \Omega$ requires a final output matching to reach the external 50 Ω. To design the main and auxiliary output matching networks, the device has been approximated in the operative frequency band adopting the equivalent circuit shown in Fig. 4, that is a representation of the optimum load reactance obtained from load pull analysis. The approach has been to absorb the device output elements into an equivalent impedance inverter for the main (i.e., a $\lambda/4$, 20 Ω equivalent line), and into a $\lambda/2$, 20 Ω equivalent line for the auxiliary, see Fig. 4. The simulation setup of Fig. 5(a) has been used for the design of the main output matching, setting $R_L$ at 10 and 20 Ω and evaluating $Y_{IN}$ to account for the Doherty load modulation. For the auxiliary case, the setup of Fig. 5(a) has been adopted for simulating the saturated power condition, with $R_L$ at 20 Ω, while the scheme of Fig. 5(b) has been employed to set $\Gamma_{OUT}$ close to open circuit when the auxiliary is off. The resulting main and auxiliary matching network are shown in Fig. 6(a) and Fig. 6(b) respectively.

The simulated $Y_{IN}$ is reported in Fig. 7(a). It can be noticed that, for the main, the load variation vs. frequency ranges between 18 and 26 Ω at saturation and between 34 and 46 Ω at back-off, while for the auxiliary it remains almost constant.
around 20 Ω in the whole frequency range (Fig. 7(a)). The ratio between saturated and back-off main load is almost constant, guaranteeing good load modulation. Finally, in Fig. 7(b) the $\Gamma_{\text{OUT}}$ of the auxiliary in “off” state is shown. The obtained impedance transformations have been considered reasonable in the design frequency range.

In both solutions, no harmonic control has been explicitly enforced, to avoid resonant effects, even if the second harmonic termination has been monitored to avoid detrimental effects on the efficiency.

$$\begin{align*}
\text{Driver Device Output} & \quad 50 \, \Omega & \quad 0.14 \, \text{pF} \\
\text{Interstage Matching} & \quad \text{30 pF} & \quad 2 \, \text{pF} \\
\text{Power Device Input} & \quad 2 \, \Omega
\end{align*}$$

**Fig. 8.** Equivalent circuits adopted for interstage matching design.

The interstage matching networks have been designed adopting a simplified procedure. The input of the power device and the output of the driver device have been approximated, in the band of interest, by linear equivalent circuits extracted from simulated load-pull, as reported in Fig. 8.

Main and auxiliary devices operate in different conditions, and therefore optimum narrowband performance could be achieved using different equivalent device representation. However, given the large bandwidth considered, and the significant process variation impact at the design frequency, the same equivalent circuit has been adopted for the two branches. This allowed to preserve symmetry, and to improve the robustness to phase deviations between the two stages. As a consequence, the sources of phase misalignment should be limited to the output combiner and the branch-line splitter. The matching strategy has been based on the procedure described in [7], in particular for a 4<sup>th</sup> order filter, (see Fig. 9). At first, a low-pass to band-pass transformation has been adopted yielding a Chebychev filter. Finally, through two Norton impedance transformations, the desired impedance matching, maintaining the same filter response and bandwidth, has been derived. In our case, the low-pass equivalent structure topology has been preferred in order to absorb the devices’ equivalent elements within the filter. The lumped elements present in the interstage matching network have been substituted by integrated capacitors and transmission lines.

The input section of the amplifier includes a pre-matching network of the driver devices’ input to 50 Ω, and a semi-lumped branch-line divider realized through capacitive-loaded transmission lines.

**III. Simulations**

Broadband loop stability has been analyzed adopting linear models at suitable bias points, accounting for the device self-biasing in nonlinear operation. Crucial device parameters have been swept to evaluate the effect of process deviations and model inaccuracies. Pad/bond-wires/external bias-tee models have been added to simulate low-frequency behaviour. The power stages evidenced two critical frequency bands around 7-8 GHz and 0.8-1 GHz. This issue has been solved, on one side, by the insertion of shunt resistors (with a series DC-block) in parallel to the DC-bypass capacitors at drain and gate, and on the other hand by a proper dimensioning of the drain feed stub lengths (highlighted in Fig. 1) of the power stage. The modification of the stub lengths had a small influence on the matching conditions, however the necessary correction could be achieved by tuning the other output combiner elements. For the driver stages, reasonable stability margins have been obtained by introducing a series resistor in the gate path before the by-pass capacitor. Regarding robustness to process variations, Monte Carlo simulations of the building blocks and of the DPA have been carried out. Some structures revealed the need of a trade-off between sensitivity and loop stability margins. Since the main goal of the design is to prove the potentialities of GaAs DPAs in K-band and of the employed solution for gain enhancement, we decided to accept a higher sensitivity to process variations, hence assuring good stability margins. In particular, the drain feed stubs have a big influence on the loop gain trajectory, and the proper selection of their lengths permitted to guarantee large phase margins. On the other hand, this choice brings along a detrimental effect on the design sensitivity. A more accurate analysis regarding robustness and bandwidth improvements could be carried out in the engineering phase of the product. However, to minimize other causes of dispersion, symmetries have been ensured wherever possible, for example adopting identical input and interstage matching structures for the main and auxiliary stages. Electro-Magnetic (EM) simulations have been extensively employed, in particular for the design of the output combiner, where the coupling at the junction of the main and auxiliary branches has to be carefully assessed. In fact, as it can be noticed comparing the circuit diagrams of Fig. 1 and of Fig. 6, the final dimensions of lines and capacitors have been significantly re-tuned in the full schematic. Notice also that all the results presented in this section have been obtained with EM-simulated passive blocks.

The scattering parameters have been evaluated for different bias points, see Table I for a bias reference map. The drain
The final version of record is available at http://dx.doi.org/10.1109/TMTT.2014.2360395

Fig. 10. DPA simulation results. (a): scattering parameters in the 18-26 GHz range, at different bias points (see Table I). (b) and (c): gain and PAE vs. output power at BIAS#1 in the 21.2-23.6 GHz band.

<table>
<thead>
<tr>
<th>Stage</th>
<th>BIAS #1</th>
<th>BIAS #2</th>
<th>BIAS #3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main Power</td>
<td>AB, $I_D=102\text{ mA}$</td>
<td>AB, $I_D=102\text{ mA}$</td>
<td>AB, $I_D=40\text{ mA}$</td>
</tr>
<tr>
<td>Main Driver</td>
<td>AB, $I_D=40\text{ mA}$</td>
<td>AB, $I_D=40\text{ mA}$</td>
<td>AB, $I_D=10\text{ mA}$</td>
</tr>
<tr>
<td>Aux. Power</td>
<td>AB, $I_D=20\text{ mA}$</td>
<td>B, $V_G=1\text{ V}$</td>
<td>B, $V_G=1\text{ V}$</td>
</tr>
<tr>
<td>Aux. Driver</td>
<td>C, $V_G=1.5\text{ V}$</td>
<td>C, $V_G=1.5\text{ V}$</td>
<td>C, $V_G=1.5\text{ V}$</td>
</tr>
</tbody>
</table>

**TABLE I**

**BIAS REFERENCE FOR MULTI-BIAS RESULTS: CONDUCTION CLASS AND BIAS POINTS.**

The measured gain and PAE as a function of the output power are shown in Fig. 11(b) and Fig. 11(c), respectively, at BIAS#1. The operating band resulted in the 22.8-25.2 GHz range (10% of fractional bandwidth), see Fig. 12(a). The PAE results higher than 25% (saturated) and 15% (at 6 dB OBO from saturation), and the gain higher than 11 dB with ripple lower than 1.5 dB in the entire band. At the measurement center frequency of 24 GHz, the measured gain and PAE for different bias points are shown in Fig. 12(b) and Fig. 12(c), respectively. It can be seen that a reasonable compromise between gain flatness and PAE performance can be achieved by proper bias adjustment.

Tab. II reports a comparison between the DPA of this work and other PA examples in K-bands, both from commercial and academic contributors. CHA5350 is a 17-24 GHz Medium Power Amplifier from United Monolithic Semiconductors, HMC756 is a 16-24 GHz 1 Watt PA from Hittite Microwave Corporation, and TGA4535 is a K-Band Power Amplifier from TriQuint Semiconductor. The designed DPA favorably compares in terms of back-off efficiency (6 dB output back-off from saturated power) with the other combined PAs.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Freq. (GHz)</th>
<th>$P_{\text{SAT}}$ (dBm)</th>
<th>PAE (%)</th>
<th>$\text{PAE}_6$ (%)</th>
<th>$G$ (dB)</th>
<th>St.</th>
</tr>
</thead>
<tbody>
<tr>
<td>[6], DPA</td>
<td>21-24</td>
<td>25</td>
<td>37</td>
<td>27</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>[9], DPA</td>
<td>21-24</td>
<td>37</td>
<td>48</td>
<td>27</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>[10], AB</td>
<td>17.5-20</td>
<td>32</td>
<td>22</td>
<td>8</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>CHA5350, AB</td>
<td>17-24</td>
<td>32</td>
<td>27</td>
<td>8</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>[11], AB</td>
<td>27-32</td>
<td>33.5</td>
<td>26</td>
<td>9</td>
<td>21</td>
<td>3</td>
</tr>
<tr>
<td>HMC756, AB</td>
<td>16-24</td>
<td>33</td>
<td>28</td>
<td>10</td>
<td>22</td>
<td>n.a.</td>
</tr>
<tr>
<td>TGA4535, AB</td>
<td>21-24</td>
<td>34</td>
<td>21</td>
<td>7</td>
<td>22</td>
<td>3</td>
</tr>
<tr>
<td>[12], AB</td>
<td>19-22</td>
<td>36.5</td>
<td>25</td>
<td>8</td>
<td>22</td>
<td>3</td>
</tr>
<tr>
<td>Thin. DPA</td>
<td>22.8-25.2</td>
<td>30.9</td>
<td>38</td>
<td>20</td>
<td>12.5</td>
<td>2</td>
</tr>
</tbody>
</table>

**TABLE II**

**PERFORMANCE COMPARISON OF MMIC POWER AMPLIFIERS FOR K-BAND POINT-TO-POINT RADIO. $\text{PAE}_6$ IS CALCULATED AT 6 dB OBO. $G$ IS THE GAIN. St. IS THE NUMBER OF CASCADED STAGES.**

For an exhaustive survey, we included in Tab II the DPA of [9], that shows very good performance in K-band, demonstrating the feasibility of the DPA solution for point-to-point radios. However, it has been developed on a 0.15 $\mu$m GaN on SiC process. It relies on the intrinsic features of GaN transistors that enable lower DPA complexity to achieve higher output power and PAE with respect to GaAs PAs.

### IV. CHARACTERIZATION

#### A. CW results

The mask area occupied by the DPA is $3 \times 1.43 \text{ mm}^2$. The fabricated MMIC is shown in Fig. 13. The amplifier has been characterized in small and large signal CW conditions by using the real-time large signal power measurement bench of the Politecnico di Torino [8].

Fig. 11(a) shows the scattering parameters of the DPA for different bias conditions. The measured small signal scattering parameters highlighted a gain $S_{21}$ higher than 9 dB in the 22–26 GHz band (gain peak at 24 GHz). The DPA exhibited a center-frequency shift with respect to the designed band that can be ascribed to the high sensitivity to process variations of some elements of the matching networks. This has also been verified by characterizing some passive test structures included in the tape-out, that evidenced a frequency shift compatible with the one experienced by the DPA. Moreover, on wafer scattering measurements on bare devices confirmed the validity of the model, at least in small signal condition.
Since this GaN process is not commercially available, it cannot be considered as an immediate feasible solution for the backhaul radios market. In fact, GaAs technology still ensures advantages in terms of reliability, robustness, cost and back-compatibility when compared to the relatively new GaN process. The commercial 0.25 \textmu m GaN processes available from different providers (TriQuint Semiconductor, United Monolithic Semiconductor, WIN Semiconductors) are targeted to operate at X-band, Ku-band at best. The full release of 0.15 \textmu m GaN processes is, to our best knowledge, still under development.

B. Modulated signal results

The DPA has been characterized also at system level adopting the setup of Fig. 14.

The modulated signal is provided by a vector signal generator (E8267D from Agilent), and the output of the DUT is collected by a vector signal analyzer (N9030A from Agilent). For accurately evaluating the average output power and efficiency of the DPA, a CW on-wafer calibration has been performed, relating the measured power at the DPA plane to the measured power at the vector signal analyzer input.

The adopted test signal has been a 256-Quadrature Amplitude Modulation, with 7.5 dB PAPR, and channel of 7 MHz and 28 MHz. The emission mask, chosen according to the European Telecommunications Standards Institute (ETSI), refers...
to spectral efficiency classes 6L and 6LA for the 7 MHz and the 28 MHz cases, respectively [13].

ETSI directives refer to a band between 22 and 23.6 GHz. Due to the frequency shift experienced, the characterization has been carried out at 24 GHz.

In both cases, measuring the DPA in BIAS#1 condition of Table I, and setting the average output power at its theoretical limit of 23.5 dBm, mask compliance could not be achieved.

A digital predistorter (DPD) based on a memory odd-polynomial model[14] has been introduced. In both the 7 MHz and 28 MHz channel cases, mask compliance could be achieved, with average output power level of 23.5 dBm, by a DPD odd-polynomial order of $2p + 1$ with $p = 4$, and memory depth of 2. Fig.15 and Fig.16 compare the output spectrum with and without predistortion, with resulting average efficiency higher than 14%.

V. CONCLUSION

Design, simulations, and RF and system level characterizations of a 31 dBm GaAs MMIC Doherty power amplifier for K-band microwave point-to-point radios has been presented. The key design steps, from the topology selection for optimum gain vs. power added efficiency trade-off, to the detailed matching networks synthesis, have been addressed. CW characterization results showed promising results, confirming the feasibility of the adopted strategy, while system level measurement adopting digital predistortion proved good performance in presence of higher-order modulated signals. The partially envisaged frequency shift, related to the high sensitivity to process variation of some parts, will be corrected in the new foundry run with the desensitization of the overall design.

ACKNOWLEDGMENT

Keysight Technologies Italia is sincerely acknowledged for the support in the system level characterization.

REFERENCES


Roberto Quaglia (S’01–M’04–SM’14) was born in Casale Monferrato, Italy, in 1984. He graduated cum laude in electronic engineering from Politecnico di Torino in 2008. In 2012, he received the Ph.D. degree in electronic devices from the Politecnico di Torino, Turin, Italy. His present research interests concern the design, modeling and predistortion of high efficiency power amplifiers both hybrid and MMIC. Dr. Quaglia was the recipient of the 2009 Young Graduated Research Fellowship presented by the GAAS Association.

Vittorio Camarchia (S’01–M’04–SM’14) received the Laurea degree in electronic engineering and the Ph.D. degree in electronic and communications engineering from the Politecnico di Torino, Turin, Italy, in 2000 and 2003, respectively. In 2001, 2002 and 2003 he was a Visiting researcher with the ECE Department, Boston University, Boston, MA, USA. He is currently an Assistant Professor at the Electronics and Telecommunication Department of Politecnico di Torino. His research is focused on RF device modeling, simulation, and characterization, both linear and nonlinear and power amplifier design. Dr. Camarchia was the recipient of the 2002 Young Graduated Research Fellowship presented by the Gallium Arsenide application Symposium (GAAS) Association.

Tao Jiang was born in Anhui, China, in 1989. He received the B.S. and M.S. degree in electronic engineering from Politecnico di Torino, Turin, Italy, in 2010 and 2012, respectively, and is currently working toward the Ph.D. degree at Politecnico di Torino, Turin, Italy. His current research interests concern the FPGA-based digital pre-distortion of power amplifiers.

Simona Donati Guerrieri was born in Milano in 1969. She received the degree in Physics from the University of Milano and the Ph.D. in Electron Devices from the University of Trento. She is presently Associate Professor at Politecnico di Torino, Electronics and Telecommunications Department. Her research interests include the modeling and simulation of microwave solid-state devices, including nonlinear noise, sensitivity and electrothermal modeling. She is also actively involved in the microwave integrated-circuit design, with particular attention to high efficiency and linearity power amplifiers, and the stability analysis of nonlinear circuits. She is an IEEE member since 1997.

Marco Pirolo (M’97) was born in Velezio Lomellina, Italy, in 1963. He received the Laurea degree in electronic engineering and the Ph.D. degree from Politecnico di Torino, Italy, in 1987 and 1992 respectively. In 1992 and 1994, he was a Visiting Researcher at the Hewlett Packard Microwave Technology Division, Santa Rosa, CA. Since 1992, he has been with the Electronic Department of Politecnico di Torino, first as researcher and, since 2000, as associate professor, where his research concerns the simulation, modeling and measurements of microwave devices and systems.

Brian Loran was born in Illinois, USA in 1975. He received his B.S. degree in Electrical Engineering from Texas A&M University in 1997. He is currently a Senior MMIC Design Engineer at TriQuint Semiconductor in Richardson, Texas focusing on MMW PA design for commercial markets.