POLITECNICO DI TORINO Repository ISTITUZIONALE

Using Boolean Networks to Model Post-transcriptional Regulation in Gene Regulatory Networks

Original

Using Boolean Networks to Model Post-transcriptional Regulation in Gene Regulatory Networks / Benso, Alfredo; DI CARLO, Stefano; Politano, GIANFRANCO MICHELE MARIA; Savino, Alessandro; UR REHMAN, Hafeez. - STAMPA. - (2012), pp. 27-27. (Intervento presentato al convegno International Conference on Bioinformatics and Computational Biology (BIOCOMP BG) tenutosi a Varna (BG) nel Sept. 2012).

Availability: This version is available at: 11583/2502186 since:

Publisher:

Published DOI:

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

(Article begins on next page)

March Test Generation Revealed

Alfredo Benso, Senior Member, IEEE, Alberto Bosio, Member, IEEE, Stefano Di Carlo, Member, IEEE, Giorgio Di Natale, Member, IEEE, and Paolo Prinetto, Member, IEEE

Abstract—Memory testing commonly faces two issues: the characterization of detailed and realistic fault models and the definition of time-efficient test algorithms. Among the different types of algorithms proposed for testing Static Random Access Memories, march tests have proven to be faster, simpler, and regularly structured. The majority of the published march tests have been manually generated. Unfortunately, the continuous evolution of the memory technology introduces new classes of faults such as dynamic and linked faults and makes the task of handwriting test algorithms harder and not always leading to optimal results. Although some researchers published handmade march tests able to deal with new fault models, the problem of a comprehensive methodology to automatically generate march tests. The formal model adopted to represent memory faults allows the definition of a general methodology to deal with static, dynamic, and linked faults. Experimental results show that the new automatically generated march tests reduce the test complexity and, therefore, the test time, compared to the well-known state of the art in memory testing.

Index Terms—Automatic test generation, memory test, memory fault modeling, march tests.

1 INTRODUCTION

MEMORIES are the predominant majority in semiconductor device production, with also the fastest growing technology [1]. The complex nature of their internal behavior and the very high density of their cell arrays make memories extremely vulnerable to physical defects. The challenge of memory testing stems from the difficulty of defining realistic fault models and designing timeefficient test algorithms [2].

In the last years, the so-called static faults (i.e., faults sensitized by the execution of just a single memory operation) [3] have been the predominant class of fault models addressed by researchers and the industry. Unfortunately, the latest technologies show new faulty behaviors like dynamic [4] and linked faults [5] that need to be considered as well.

March tests [2] are an efficient class of memory tests with low time complexity and high fault coverage. Several handdesigned and automatically generated march tests have been proposed in the literature.

One of the first march test generation algorithms is presented in [6]. It is based on the notion of a transition tree where each path from the root to a leaf corresponds to a certain march test able to cover a target set of faults. The main drawback of this approach is that the transition tree is unbounded and the search process is of exponential complexity in general. Several improvements to this technique have been proposed. Zarrineh et al. [7] restricts the search process to the parts of the tree where a solution exists using the notion of primitive march tests, whereas in [8], a branch-and-bound approach and a fault-collapsing procedure are used to limit the search space. Al-Harbi and Gupta [9] applies the methodology presented in [8] to generate march tests detecting linked faults. The generation process is not detailed, and only one march test is generated.

All these solutions consider a limited set of static fault models, and the extension to new faults is complex. Niggemeyer and Rudnick [10] presents a generation algorithm for the test and diagnosis of memory faults based on a fault description able to model the complete set of single-cell and two-cell static faults. It suffers from the same problems as [6] since it is still based on transition trees, but it theoretically allows covering all possible static faults, even if only stuck-at faults (SAFs), transition faults (TFs), and idempotent and inversion coupling faults (CFid and CFinv) are considered in the paper.

Wu et al. [11] presents a completely different approach, named Test Algorithm Generation by Simulation (TAGS). Several known march tests of different lengths are generated, and their fault coverage is evaluated using the RAMSES fault simulator [12]. The approach allows high flexibility in terms of fault models, but its complexity is still exponential since it requires an exhaustive search. The authors also propose heuristics to overcome the complexity issue, but in this case, they cannot guarantee the optimality of the results.

In [13], we presented a generation algorithm based on a Test Pattern Graph (TPG) to model static memory faults. The generation problem is thus a search problem on the graph. The main contribution of [13] is the extended set of addressed functional faults. Its main drawback is the computational complexity that reduces the number of total faults that can be included in the target fault list.

[•] A. Benso, S. Di Carlo, and P. Prinetto are with the Department of Control and Computer Engineering, Politecnico di Torino, Corso Duca degli Abruzzi 24, I-10129 Torino, Italy.

E-mail: {alfredo.benso, stefano.dicarlo, paolo.prinetto}@polito.it.

A. Bosio and G. Di Natale are with the Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier, University of Montpellier II/CNRS, 161, rue Ada, 34392 Montpellier Cedex 5, France. E-mail: {alberto.bosio, giorgio.dinatale}@lirmm.fr.

Manuscript received 20 Feb. 2007; revised 11 Dec. 2007; accepted 24 Apr. 2008; published online 10 July 2008.

Recommended for acceptance by C. Metra.

For information on obtaining reprints of this article, please send e-mail to: tc@computer.org, and reference IEEECS Log Number TC-0064-0207. Digital Object Identifier no. 10.1109/TC.2008.105.

In [14], we introduced a generation algorithm able to manage both static and dynamic unlinked faults. It is based on a graph representation where the set of edges represents the fault models. March tests are generated by traversing each edge of the graph. Despite its effectiveness, the proposed approach lacks of a rigorous formalization, and in the worst case, it has a nonpolynomial complexity.

In this paper, we propose a new approach to automatically generate march tests targeting static, dynamic, and linked faults. The main contributions of this work are, from one side, a formal fault model representation that extends the fault primitive notation proposed in [3] and a completely new march test generation algorithm with a polynomial complexity that strongly reduces the generation time.

The paper is organized as follows: Section 2 introduces the memory model and the fault model used to automatically generate the march test, whereas Section 3 details the steps of the automatic generation process. Section 4 presents the results obtained by using the proposed algorithm. Section 5 proposes some optimizations, and finally, Section 6 summarizes the main contributions of the paper.

2 FORMAL MODELS

The generation algorithm proposed in this paper relies on the use of formal models to describe both the good and the faulty memory behaviors.

2.1 Memory Model

This section introduces the formal model adopted to represent the memory under test. In this paper, we focus on bit-oriented memories only. The extension of the obtained march tests to word-oriented memories can be easily done according to the algorithm proposed in [15].

Definition 1. *An N*-cell 1-*bit memory can be formally defined as a 4-upla:*

$$\langle A, N, M, X_0 \rangle,$$
 (1)

where

- $A = \{0, 1\}$ is the set of possible states of a memory cell,
- *N* is the number of cells,
- $M = (c_0, c_1, c_2, \dots, c_{N-1}) | c_i \in A, 0 \le i \le N-1$ is the array of N cells, and
- X₀ = {rⁱ, wⁱ_d|0 ≤ i ≤ N − 1, d ∈ A} is the set of possible memory operations, where rⁱ means a read operation on the cell i, whereas wⁱ_d means a write operation of the value d ∈ A on the ith cell.

The behavior of an *N*-cell 1-bit memory (Definition 1) can be formally represented by an Edge-Labeled Directed Graph (ELDG) G defined as

$$G = (V, E, L_e), \tag{2}$$

where

- *V* is the set of 2^{*N*} vertices representing the possible states of the memory,
- *E* = {(*u*, *v*)|*u*, *v* ∈ *V*} is the set of edges, each one representing one of the possible memory operations that cause the transition from a vertex *u* to a vertex *v*, and




Fig. 1. Two-cell fault-free memory model G_0 .

• *L_e* : *E* → {*labels*} is a label function that maps edges to labels, where given the edge (*u*, *v*), the corresponding label is defined as follows:

$$label = x/k, \tag{3}$$

where

- $x \in X_0$ (Definition 1) is the memory operation able to fire the transition from u to v, and
- $k \in \{0, 1, U\}$ is the corresponding memory output, where the symbol U denotes the unknown value at the memory data output signals when a write operation is performed.

The proposed model is a modification of the mealy automata model proposed in [16]. The use of the ELDG allows modeling faulty situations where the result of a read operation is incorrect even if the content of the memory is correct. These situations were not representable using the model presented in [16].

As an example, Fig. 1 shows the model of a two-cell memory where the letters i and j are used to identify the first and the second cell, respectively. The ELDG has four states corresponding to the four possible combinations of the values stored into the cells. For the sake of readability, edges having the same initial and final state have been represented as a single edge with multiple labels.

2.2 Fault Model

This section introduces the formalism used to represent the target memory functional faults. Faults are modeled starting from *Faulty Behaviors* (FBs), i.e., deviations of the memory behavior from the expected one. An FB is expressed using the following notation:

- D^i represents a faulty value $D \in A$ (Definition 1) stored in the cell *i*.
- R_D^i represents an erroneous output $D \in A$ (Definition 1) obtained while reading the content of the cell *i*. This formalism is needed to represent classes of faults where a read operation returns an erroneous value, while the content of the memory cell is correct.

For example, 0^i means that the *i*th cell assumes an erroneous value 0, while R_1^i means that a read operation on cell *i* returns the value 1 even if the content of the cell is 0.

The set of faulty memory cells involved in the faulty behavior is called *f-cells*. Based on the *f*-cells cardinality (|f-cells|), faults can be clustered into the following classes:

- Single-cell faults (|f-cells| = 1).
- *Two-cell faults* (|*f*-cells| = 2). In this case, we can distinguish between an *aggressor cell* (*a*-cell) and a *victim cell* (*v*-cell). The former is the cell that sensitizes the FB, and the latter is the cell that shows the effect of the FB;
- *Multiple-cell faults* (|*f*-cells| ≥ 2). Not all multiple-cell faults are detectable using march tests. Our model allows describing multiple-cell faults, but the proposed generation algorithm will be able to produce results only for those faults detectable using march tests, i.e., faults described by two-cell FBs sharing the same aggressor cell, for example, three-cell linked faults [5].

An FB is sensitized by the application of a sequence of *stimuli* on the *f*-cells. A *stimulus S* is composed of an *initial condition C* of the *f*-cells, followed by an optional sequence of *memory operations* op_1, op_2, \ldots, op_m :

$$S = (C, op_1, op_2, \dots, op_m) | op_i \in X, m \ge 0,$$

$$(4)$$

where

- C=(s¹, s²,...,s^k)|sⁱ∈A∪{−}, 1≤k≤|f-cells|, where sⁱ identifies one of the *f*-cells, and "−" denotes a don't care condition, i.e., the initial value of that cell does not influence the faulty behavior,
- op_i ∈ X = X₀ ∪ {rⁱ_d|0 ≤ i ≤ N − 1, d ∈ A}, where X₀ is defined in Definition 1, and rⁱ_d is a *read-and-verify* operation performed on the *i*th cell. The value *d* means "*read the content of the cell i and verify that its value is equal to d*." The sequence of memory operations can be omitted when an FB is sensitized just by the *f*-cells being in a certain condition (e.g., State Coupling fault [17]).

According to the number of operations in the sequence (m), the fault is classified as *Static* $(m \le 1)$ or Dynamic (m > 1).

Examples of possible stimuli are the following:

- $S = 0^i$ corresponds to an FB sensitized by the state of the faulty cell *i* equal to 0.
- *S* = -, *w*^{*i*}₁ corresponds to an FB sensitized by writing 1 into the faulty cell *i*, regardless of the current state of the cell.
- $S = 1^i$, $w_1^i r^i$ corresponds to an FB sensitized by a write operation of the value 1 on the faulty cell *i*, immediately followed by a read operation on the same cell. In this case, the FB is sensitized only if the two operations are applied starting with the cell *i* containing the value 1.
- **Definition 2.** *A* Functional Fault Primitive (*FFP*) represents the difference between an expected (fault-free) and the observed

(faulty) memory behavior under a set of performed operations, denoted by

$$FFP = \langle S/FB \rangle, \tag{5}$$

where S(4) and FB represent a stimulus and a faulty behavior, respectively.

A functional memory fault model is a nonempty set of FFPs. For example, the *Inversion Coupling Fault* (a transition performed on an aggressor cell a causes the inversion of the logic value stored in a victim cell v [2]) can be described by the following two FFPs:

$$C_{inv} = \left\{ FFP_1 = \langle \underbrace{0^a 0^v, w_1^a}_S / \underbrace{1^v}_{FB} \rangle, \\ FFP_2 = \langle \underbrace{0^a 1^v, w_1^a}_S / \underbrace{0^v}_{FB} \rangle \right\}.$$
(6)

3 AUTOMATIC TEST GENERATION METHODOLOGY

The proposed march test generation methodology is based on the functional memory model introduced in Section 2.1 and on the definition of functional faults in terms of FFPs (Section 2.2). The main steps of the generation process are summarized as follows:

- 1. *Fault list representation.* Translate each FFP in the fault list into an "*operational*" representation of the faulty behavior, referred to as *Addressed FFP*, or AFFP (Section 3.1).
- 2. *Test pattern (TP) generation.* Generate the set of TPs able to cover each AFFP. Each TP is represented by an additional edge on the ELDG modeling the memory (Section 3.2).
- 3. *March test generation.* Traverse the ELDG to generate the march test.

3.1 Fault List Representation

The FFP formalism describes the conditions to sensitize and detect FBs by considering the *f*-cells only. It does not consider the actual position of these cells in a generic *N*-cell memory. To map an FFP into a generic *N*-cell memory model, we therefore introduce the concept of AFFP. An *AFFP* is an instantiation of an FFP with an explicit indication of the addresses of the involved cells and both the faulty and the fault-free final memory state, after applying the stimulus *S* defined in the FFP (see Definition 2). The AFFP formalism strictly depends on both the number of memory cells involved in the fault (|*f*-cells|) and on the size *N* of the target memory. It can be formalized as

$$AFFP = \langle I, E_s, F_v, G_v \rangle, \tag{7}$$

where

 I = (i₀, i₁, i₂,..., i_{N-1})|i_k ∈ A ∪ {-}, 0 ≤ k ≤ N − 1 is the initial state of the memory, i.e., the values stored in the N cells of the target memory as defined by the initial conditions of the FFP. The first value corresponds to the less significant bit (i.e., the memory cell with the lowest address).

- $E_s = (op_1, op_2, \dots, op_m) | op_i \in X, 1 \le i \le m$ is the sequence of *m* operations, performed on the aggressor cell, needed to sensitize the fault, according to the stimulus defined in the FFP. Each operation belongs to the alphabet *X* defined in (4).
- *F_v* = (*f*₀, *f*₁, ..., *f_{N-1}*)|*f_k* ∈ *A* ∪ {*U*}, 0 ≤ *k* ≤ *N* − 1 are the logical values (faulty state) stored in the memory cells after applying *E_s* in case of a faulty memory.
- G_v = (g₀, g₁,..., g_{N-1})|g_k ∈ A ∪ {U}, 0 ≤ k ≤ N − 1 are the logical values (expected state) stored in the memory cells after applying E_s on a fault-free memory.

Since *N* does not necessarily corresponds to the number of involved faulty memory cells (|f-cells|), each FFP can generate several AFFPs. For example, considering the Inversion Coupling fault FFPs defined in (6) applied to the two-cell memory represented in Fig. 1 (N = 2, i = address of the first cell, j = address of the second cell), we obtain the following AFFPs:

$$FFP_{1} = \langle 0^{a}0^{v}, w_{1}^{a}/1^{v} \rangle \begin{cases} AFFP_{1} = \langle 00, w_{1}^{i}, 11, 10 \rangle, \\ AFFP_{2} = \langle 00, w_{1}^{j}, 11, 01 \rangle, \\ AFFP_{3} = \langle 01, w_{1}^{i}, 10, 11 \rangle, \\ AFFP_{4} = \langle 10, w_{1}^{j}, 01, 11 \rangle. \end{cases}$$
(8)

3.2 Test Pattern Generation

From an AFFP, it is easy to define the sequence of memory operations, TP, used to detect the corresponding faulty behavior as

$$TP = \langle AFFP, O_s \rangle, \tag{9}$$

where AFFP is the target AFFP, and $O_s = \{r_d^i\}$ is the readand-verify operation (4) performed on the victim cell, needed to observe the fault effect.

For example, the four AFFPs defined in (8) are covered by the following TPs in a two-cell memory:

$$AFFP_{1} = \langle 00, w_{1}^{i}, 11, 10 \rangle \rightarrow TP_{1} = \left\langle \langle 00, w_{1}^{i}, 11, 10 \rangle, r_{0}^{j} \right\rangle,$$

$$AFFP_{2} = \left\langle 00, w_{1}^{j}, 11, 01 \right\rangle \rightarrow TP_{2} = \left\langle \left\langle 00, w_{1}^{j}, 11, 01 \right\rangle, r_{0}^{i} \right\rangle,$$

$$AFFP_{3} = \left\langle 01, w_{1}^{i}, 10, 11 \right\rangle \rightarrow TP_{3} = \left\langle \left\langle 01, w_{1}^{i}, 10, 11 \right\rangle, r_{1}^{j} \right\rangle,$$

$$AFFP_{4} = \left\langle 10, w_{1}^{j}, 01, 11 \right\rangle \rightarrow TP_{4} = \left\langle \left\langle 10, w_{1}^{j}, 01, 11 \right\rangle, r_{1}^{i} \right\rangle.$$

(10)

Each TP can be represented by an additional directed edge (*faulty edge*) from the state I to the state G_v defined in (7) on the memory model introduced in Section 2.1. The faulty edge label is defined as E_s , O_s , where E_s is the sequence of sensitizing operations, and O_s is the read-and-verify operation required to detect the fault, as defined in (7) and (9), respectively. The ELDG including the faulty edges is named *Pattern Graph* (PG) and is defined as

$$PG = (V, E \cup F, L_e \cup L_f), \tag{11}$$




Fig. 2. CF_{inv} PG (PG_{CF}) .

where each vertex $v \in V$ is associated to one of the 2^N memory states (1), E is the set of edges modeling the fault-free memory (1), F is the set of faulty edges, L_e is the label function for the fault-free edges (2), and L_f is the label function for the faulty edges.

It is clear that considering a real *N*-cell memory, the complexity of the model explodes due to the number of nodes of the PG. Anyway, a march test covering an *n*-cell fault can detect the same fault on any memory of size $N \ge n$ [2]. In general, the minimum number of required states of the PG can be defined as 2^{MaxF} , where MaxF is the maximum number of faulty cells involved in the FFPs defined in the fault list. As stated in Section 2.2, the proposed algorithm is designed to work with faults described by two-cell FBs only, thus requiring a four-state PG.

Fig. 2 shows the PG (named PG_{CF} in the sequel) modeling the four TPs defined in (10). Bold edges represent the faulty edges.

3.3 March Test Generation Algorithm

In this section, the PG introduced in Section 3.2 is used to generate a march test detecting the set of faults described in the graph.

Definition 3. A march test consists of a sequence of march elements (MEs). An ME consists of a sequence of operations applied to each cell in the memory based on a given addressing order (AO) (\Uparrow for the up AO, \Downarrow for the down AO, and \Uparrow for any AO) [2].

The generation problem consists of finding a sequence of TPs (i.e., memory operations) able to detect the target set of memory faults while respecting the definition of march test (see Definition 3).

Definition 4. Given an ELDG $G = (V, E, L_e)$, a directed path (v_0, v_i) with $v_0, v_i \in V$ is an ordered sequence of vertices and edges $(v_0, e_0, v_1, e_1, \dots, v_{i-1}, e_{i-1}, v_i)$, where each edge $e_j \in E$




Fig. 3. PG example.

is incident from v_j and incident to v_{j+1} $(0 \le j < i - 1)$. We represent a directed path as

$$DP = (v_0, ``e_0`', ``e_1`', \dots, ``e_{i-1}`'),$$
(12)

where v_0 is the starting vertex, and " e_0 ", " e_1 ", ..., " e_{i-1} " is the ordered set of edges that have to be traversed in order to reach the final vertex of the path.

Considering a PG representing a faulty memory (11) and considering that each faulty edge in the PG represents a TP able to detect one of the FFPs in the target fault list, the problem of generating a march test is equivalent to the problem of finding a directed path in PG (i.e., a sequence of TPs) traversing all the faulty edges. The labels on the edges of the path represent the operations needed to sensitize and to observe the target faults. This sequence of operations has to respect the march test definition (see Definition 3).

For example, let us consider the PG in Fig. 3, where faulty edges are in bold.

A directed path starting from the state "00" and including all the faulty edges is

$$DP = (00, ``w_1^j r^j, r_0^i ``, ``w_0^j ``, ``r^i, r_0^j ``, ``w_1^j, r_0^j ``, ``w_1^j, r_1^j ``). (13)$$

The sequence of operations identified by DP does not identify a march test since it is not composed of operations applied on every memory cell before considering the next sequence (MEs). From this consideration, it is clear that only a subset of the possible directed paths traversing the faulty edges actually identifies a march test. The goal of the proposed algorithm is to find a minimal directed path in the PG (i.e., a DP where faulty edges are traversed only once) that can be converted into a march test.

To solve this problem, we have to formalize the conditions that make possible the transformation of a directed path into a march test.

Let us consider the following ME: \Uparrow (r_0w_1) . It identifies the following sequence of memory operations: $(r_0^0, w_1^0, r_0^1, w_1^1, \ldots, r_0^{N-1}, w_1^{N-1})$. The sequence includes the operations composing the ME repeated N times, one per memory cell in ascending order, i.e., starting from cell 0 to cell N - 1. The order in which cells are addressed corresponds to the AO of the ME. From this example, the following lemma is clear.

Lemma 1. A Sequence of Memory Test Operations (*SMTO*) is march-able (*i.e.*, *it can be transformed into an ME*) if and only if it can be described by the same set of operations repeated on every cell of the memory in a given order.

In order to generate a march test, we try to build one ME at a time. This procedure consists of traversing the edges of the PG in such a way that the labels on the edges identify a march-able SMTO. When a march-able SMTO cannot be further expanded i.e., no other faulty edges can be traversed without violating the march-ability constraint, it is translated into an ME by specifying its AO (" \uparrow " if the sequence of addresses in the SMTO starts from the address 0 and " \downarrow " if the sequence of addresses in the SMTO starts from the address N - 1). The algorithm exits when all faulty edges are traversed.

In this paper, we consider only classical up and down AOs. For this reason, we cannot generate tests detecting fault models requiring a specific AO to be sensitized (e.g., the fault model proposed in [18]). The extension to additional AOs can be considered by increasing the number of states of the PG in order to be able to model the required sequence of addresses and by modifying the way the AO is determined, thus increasing the complexity of the generation process.

To understand how the algorithm traverses the PG, some additional definitions are required.

Definition 5. FE_v is the set of faulty edges incident from the state v. $FE_v = \{TP | I = v\}$. It represents the set of TPs (Section 3.2) having the initialization state I (7) equal to the state v.

Referring to the example in Fig. 3, we have four sets of faulty edges: $FE_{00} = \{``w_1^j r^j, r_0^i", ``r^i, r_0^j", ``w_1^i, r_0^j"\}, FE_{01} = \{\oslash\}, FE_{10} = \{``w_1^j, r_1^i"\}, \text{ and } FE_{11} = \{\oslash\}.$

Definition 6. FE_v^i is the set of faulty edges incident from state v, with an aggressor cell equal to i, $0 \le i \le N - 1$, $FE_v^i = \{TP | I = v, a\text{-cell} = i\}$ (Section 3.2). It represents the subset of TPs having the initialization state equal to state v and the aggressor cell address equal to i.

According to Definition 6, we can split the set FE_v into several subsets, each one identified by an aggressor cell, and we can define FE_v in terms of FE_v^i as

$$FE_v = \bigcup_{i=0}^{N-1} FE_v^i. \tag{14}$$

Referring to the example in Fig. 3, we can build the following sets of faulty edges:

$$FE_{00}^{i} = \left\{ ``r^{i}, r_{0}^{j}; ``w_{1}^{i}, r_{0}^{j}'' \right\}, FE_{00}^{j} = \left\{ ``w_{1}^{j}r^{j}, r_{0}^{i}'' \right\},$$

$$FE_{10}^{i} = \{ \oslash \}, FE_{10}^{j} = \left\{ ``w_{1}^{j}, r_{1}^{i}'' \right\}.$$
(15)

Definition 7. $FE_{v_1 \to v_2}^i$ is the set of faulty edges incident from the state v_1 and incident to the state v_2 , with an aggressor cell equal to i, $0 \le i \le N - 1$, $FE_{v_1 \to v_2}^i = \{TP | I = v_1, G = v_2, a\text{-cell} = i\}$ (Section 3.2).

1: $V \leftarrow$ select v from possible initial states with $max(\#(FE_v)).$ 2: $ME \leftarrow \emptyset, AO \leftarrow NULL$ 3: repeat $fe \leftarrow get_fe(FE_V)$ it chooses one fe incident from 4: the current state V if $(fe = \emptyset)$ then 5: close me(ME)6: 7: print(ME) $ME \leftarrow \emptyset, AO \leftarrow NULL$ 8: $V \leftarrow qet \ new \ state()$ 9: 10: else $put_fe_in_me(fe, ME)$ 11: Update V with fe {it determines the new state 12: by moving on the good machine} delete fe13: end if $14 \cdot$ 15: **until** $(FE_v = \emptyset; \forall v)$

Fig. 4. March test generation algorithm.

It represents the set of TPs with the same aggressor cell and for which the application of the sensitizing operations changes the memory state from v_1 to v_2 .

We call transition a TP that belongs to $FE_{v_1 \rightarrow v_2}^i$ with $v_1 \neq v_2$, while we call loop a TP that belongs to $FE_{v_1 \rightarrow v_2}^i$ with $v_1 = v_2.$

As an example, let us consider the two TPs, $TP_1 =$ $\langle \langle 00, w_1^i, 11, 10 \rangle, r_0^j \rangle$ and $TP_2 = \langle \langle 00, r^i, 01, 00 \rangle, r_0^j \rangle$. Both TP_1 and TP_2 have the same aggressor cell (i). After applying TP_1 , the memory state changes from 00 to 01. According to Definition 7, TP_1 is a transition, while TP_2 is a loop.

We can define FE_v^i in terms of $FE_{v_1 \to v_2}^i$ as

$$FE_{v}^{i} = \overbrace{FE_{v \to v}^{i}}^{Loops} \bigcup \left(\underbrace{\bigcup_{\forall v_{j} \neq v}^{Transitions}}_{\forall v_{j} \neq v} \left[FE_{v \to v_{j}}^{i} \right] \right).$$
(16)

We actually split the set of faulty edges into two sets: the former representing the set of faulty edges incident from vand incident to v (the loops set) and the latter being the union of the sets of faulty edges incident from v and incident to a node v_i different from v (the transition set).

Definition 8. We define the cardinality of a set FE_v (written as $\#(FE_v)$) as the number of elements in the set and the cost (\$) of a set FE_v as

$$\$(FE_v) = \sum_{i=0}^{N-1} \$(FE_v^i).$$
(17)

The cost of the *i*th component FE_{u}^{i} is defined as the cost of the loop set $(FE_{v\to v}^i)$ plus the cost of the transition set:

$$\$(FE_v^i) = \$(FE_{v \to v}^i) + \sum_{\forall w \in H_1} \$(FE_{v \to w}^i | w \neq v), \qquad (18)$$

where H_1 is the set of nodes reachable from v by traversing a single faulty edge.

The cost of the loop set corresponds to its cardinality: $(FE_{v\to v}^i) = \#(FE_{v\to v}^i)$. The cost of the transition set is

1: if (AO not defined) then select i where $(FE_n^i) = max((FE_n^i))$ with i = $0 \lor i = N - 1.$ if (*i*=0) then $AO \leftarrow ' \Uparrow'$ $AO \leftarrow ' \Downarrow '$ end if if (AO=↑) then $i \leftarrow 0$ $i \leftarrow N-1$ end if 15: if $(\#(FE_{v\to v}^i) > 0)$ then random select $fe \in FE_{v \to v}^i$

18: else select $fe \in FE_{v \to w}^i$ where $O_s(fe)$ belongs to 19: current ME, if no fe satisy the costraints random select fe. return(fe)20: 21: end if

Fig. 5. Function *get_fe* (FE_v): returns the selected fe.

2:

3:

4:

5:

6:

7:

9:

 $10 \cdot$

11:

12.

13:

16:

17:

8: else

14: end if

else

else

return(fe)

defined as 0 if the set is empty and as 1 plus the cost of the ith component of the destination state if the set is not empty. The value 1 represents the cost of the operation needed to move from state v to state w:

$$\$(FE_{v\to w}^{i}) = \begin{cases} 1 + \$(FE_{w}^{i}) \text{ if } \#(FE_{v\to w}^{i}) > 0, \\ 0 \text{ if } \#(FE_{v\to w}^{i}) = 0. \end{cases}$$
(19)

We now have all the elements and the definitions required to present the generation algorithm, whose main steps are summarized in Fig. 4 and described in the following.

The first operation required by the algorithm (step 1 in Fig. 4) is to select the *initial state*. Due to the march test characteristics (see Definition 3), the only valid initial states are the ones with all memory cells initialized with the same value (i.e., all "0" or all "1"). Among them, the algorithm chooses the state V with the maximum number of faulty edges incident from it, i.e., $max(\#(FE_v))\forall v$. An empty ME is initialized (step 2 in Fig. 4). At this point, no AO is specified for the current ME. The algorithm has to select one faulty edge (fe) incident from the current state V (step 4 in Fig. 4).

To select the new fe the get_fe function is invoked (Fig. 5). This function identifies the FE_V^i (see Definition 6) with the maximum cost (step 2 in Fig. 5). Since no AO is still selected and since we consider classic up and down AOs only, the only choice the algorithm has to generate a marchable sequence of operations (see Lemma 1) is to select an fewith an *a*-cell equal to the first or to the last cell of the given memory model.

First, the algorithm tries to select a loop that still needs to be traversed (if more than one loop exists, then the choice is random) (steps 16 and 17 in Fig. 5); otherwise, one of the

1:	if $(E_s(fe) \notin ME)$ then
2:	add $E_s(fe)$ to ME {add the sensitizing opera-
	tion(s)}
3:	end if
4:	if $(O_s(fe) \notin ME)$ then
5:	if $(O_s(fe)$ is on the same cell of $E_s(fe)$) then
6:	add $O_s(fe)$ in ME or, when ME is closed place
	the read operation at the beginning of the next
	ME {single-cell}
7:	else if $(O_s(fe) < E_s(fe)$ and AO is down) or
	$(O_s(fe) > E_s(fe) \text{ and } AO \text{ is up})$ then
8:	insert $O_s(fe)$ at the beginning of the current ME
	(if not exists before) {two or more cells}
9:	else
10:	insert $O_s(fe)$ at the beginning of the next ME
	and close the ME {two or more cells}
11:	end if
12:	end if

Fig. 6. Function put_fe_in_me (fe, ME).

transitions is selected (again, the choice among the transitions is random) (steps 19 and 20 in Fig. 5). The selected faulty edge automatically determines the AO (steps 3-7 in Fig. 5). From this point to the end of the ME generation, only operations performed on the first cell of the identified addressing sequence (the first cell in case of \uparrow and the last cell in case of \Downarrow) can be added (steps 9-13 in Fig. 5).

This constraint guarantees that the resulting ME is a march-able SMTO (see Lemma 1). Every time a faulty edge is traversed, the operations in its label are added to the ME (step 11 in Fig. 4). If not already present in the ME (due to previous operations), also the read-and-verify operation needed to observe the fault is added. At this point, the new memory state is calculated according to the fault-free memory model (step 12 in Fig. 4), and the faulty edge is deleted from the graph (the fault is detected) (step 13 in Fig. 4).

The ME generation ends if no faulty edges can be selected from the current state V (step 5 in Fig. 4). Before completing the generation of the ME (step 7 in Fig. 4), the *close_me* function (Fig. 7) is invoked (step 6 in Fig. 4). It simulates the application of the operations in the ME on each memory cell of the target memory model. Starting from V, the initial state of the current ME, each operation is applied, and the current state is updated according to the memory model of the fault-free memory (step 2 in Fig. 7). If during this operation additional faulty edges are traversed, they are marked as detected and removed from the graph (step 3 in Fig. 7).

At this point, we have reached the final state of the ME. The ME is completely defined, and if there are still faulty edges to traverse (step 15—Fig. 4), the next ME is initialized, and the process is repeated.

Each time a faulty edge is selected the *put_fe_in_me* (Fig. 6) function is invoked to append the faulty edge label to the ME. Before adding the operations needed to sensitize and observe the target fault (step 2 in Fig. 6), the function checks whether the ME already contains the required

1: for all memory cells do			
2: apply ME			
3: delete traversed faulty edges (fe)			
4: end for			

Fig. 7. Function close_me (ME).

operations (step 1 in Fig. 6). If it does, then no operations are added.

After the sensitizing operations, the read and verify must be inserted. Two cases may occur:

- The *a*-cell is equal to the *v*-cell (i.e., a single-cell fault) (step 5 in Fig. 6). The read-and-verify operation is placed after the sensitizing operations (if it does not already exists) (step 6 in Fig. 6).
- The *a*-cell differs from the *v*-cells (i.e., an n-cell fault with a single aggressor cell and a set of victim cells):
 - If *a*-cell > *v*-cells and the AO is ↑ (or *a*-cell < *v*-cells and AO is ↓) (step 7 in Fig. 6), the read operation is inserted at the beginning of the ME (step 8 in Fig. 6).
 - Otherwise, the ME is closed, and the read operation is added as the first operation of the next ME according to [6] (step 10 in Fig. 6).

The behavior of the algorithm is greedy since it tries to insert in each ME the highest possible number of faulty edges. A key point is the faulty edge selection (step 4 in Fig. 4). The basic idea is to choose the faulty edges from the FE_v^i having the highest cost (step 2 in Fig. 5), where, in fact, the cost corresponds to the number of loops and transitions. This actually means selecting the FE_v^i allowing the highest number of movements (transitions) on the PG.

When the current memory state has an empty FE_V , the algorithm needs to move to a new memory state v_1 having the highest (FEv_1) (step 9 in Fig. 4). The function get_new_state (Fig. 8) performs this operation by traversing the fault-free edges of the graph and by appending the corresponding operations (labels) to the ME. In other words, the algorithm builds an initialization ME to reach the target state v_1 .

To better understand the generation algorithm, we will show its application on the PG in Fig. 3. The initial selected state is V = 00, since $\#(FE_{00}) = 3$ (00 is the state with the highest number of faulty edges incident from it). We have to choose one faulty edge, so we calculate the cost of the different sets of faulty edges: $FE_{00}^i = \{``r^i, r_0^j, ``w_1^i, r_0^j, \},$ $\{(FE_{00}^i) = 2, FE_{00}^j = \{``w_1^i r^j, r_0^i, \}, \text{ and } \{(FE_{00}^j) = 1. \text{ The}$ algorithm chooses FE_{00}^i (up AO as defined in steps 3-7 in Fig. 5), and $``r^i, r_0^j, ``(loop set)$ is selected and added to the ME, which becomes (r_0^i) with the current memory state still equal to "00." At this point, the algorithm chooses the only

```
1: select v such as FE_v = max(\#(FE_v))
```

```
2: copy the operation required to reach v into ME
```

```
3: return(v)
```

Fig. 8. Function get_new_state(): returns the new memory state.

TABLE 1 Generated March Tests for Unlinked Static Faults

Name	Algorithm	O(n)	FaultList
MATS [2]	$\{\Uparrow (w_1) \Downarrow (r_1 w_0) \Downarrow (r_0) \}$	4n	SAF
MATS+ [2]	$\{\Uparrow (w_1) \Uparrow (r_1 w_0) \Downarrow (r_0 w_1)\}$	5n	SAF,ADF
X [2]	$\{\Uparrow (w_0) \Uparrow (r_0 w_1) \Downarrow (r_1 w_0)$	6n	SAF,TF
	$\uparrow (r_0)$		ADF
C- [2]	$\{\Uparrow (w_1) \Uparrow (r_1 w_0) \Uparrow (r_0 w_1)$	10n	SAF, CFid
	$\Downarrow (r_1 w_0) \Downarrow (r_0 w_1) \Downarrow (r_1) \rbrace$		ADF, TF,
			CFinv
CLI [13]	$\{\Uparrow (w_1) \Uparrow (r_1 w_0 w_1) \Downarrow (r_1) \}$	5n	CFinv
SS [19]	$\{ \Uparrow (w_0) \Uparrow (r_0 r_0 w_0 r_0 w_1)$	22n	All static
	$\Uparrow (r_1 r_1 w_1 r_1 w_0)$		
	$\Downarrow (r_0 r_0 w_0 r_0 w_1)$		
	$\Downarrow (r_1r_1w_1r_1w_0) \Uparrow (r_0) \}$		

remaining choice in FE_{00}^i represented by " w_1^i , r_0^j ". w_1^i (sensitizing sequence) is added to the ME, which becomes $(r_0^i w_1^i)$, while the observation is not required since it is already present.

The new state is now v = 10. $FE_{10}^i = \{\emptyset\}$, so the algorithm closes the ME and generates the corresponding ME: $\Uparrow (r_0w_1)$. It then simulates the operations of the ME on cell *j*. The simulation shows that also " w_1^j , r_1^i " (from state "10") is traversed. The read-and-verify operation performed on cell *i* is added to the next ME, which becomes (r_1^i) again with up AO (step 10 in Fig. 6).

The current state is now v = 11. Since FE_{11} is empty, the ME is closed, and the corresponding ME is generated: \uparrow (*r*₁). We now must change state to "00," which is the only state still having faulty edges. The operation to move to "00" is w_0^i , it is added to the new ME, which becomes (w_0^i) with up AO. The ME is closed, and the corresponding generated ME is $\uparrow (w_0)$. Now, the algorithm traverses the last faulty edge, and it adds the operations on its label into a new ME, obtaining an ME equal to $(w_1^j r_1^j)$ with down AO. It also inserts the read-and-verify operation, obtaining an ME equal to $(r_0^j w_1^j r_1^j)$. At this point, all the faulty edges are traversed, the ME is closed, and the generated ME is \Downarrow ($r_0w_1r_1$). The algorithm ends, and the final generated march test is $\uparrow (w_0) \uparrow (r_0 w_1) \uparrow (r_1) \uparrow (w_0) \downarrow (r_0 w_1 r_1)$, where the first ME allows initializing the memory in the selected initial state.

4 EXPERIMENTAL RESULTS

This section reports some experimental results obtained by applying the proposed generation algorithm to different fault lists. Tables 1 and 2 report the generated march tests for different sets of target unlinked static and dynamic faults. For each march test, we report the name (column 1), the algorithm (column 2), the complexity in terms of the number of operations (column 3), and the target fault list (column 4).

Table 1 reports march tests targeting different sets of static unlinked faults. Static faults have been deeply studied in the last years, and all the algorithms generated by the tool were already published in previous works.

When we move to the more complex dynamic unlinked faults, the proposed algorithm demonstrates its real value. In this case, we have been able to generate tests shorter than

TABLE 2 Generated March Tests for Unlinked Dynamic Faults

Name	Algorithm	O(n)	FaultList
ABdrf	$\{ \ddagger (w_1) \}$	7n	Dynamic
	$\Downarrow (w_0r_0r_0w_1r_1r_1)\}$		read faults
AB1 [21]	$\{ \ddagger (w_0) \}$	11n	Single-Cell
	$\label{eq:constraint} (w_1r_1w_1r_1r_1)$		dynamic Faults
	$\qquad \qquad $		
AB [21]	$\{ \ddagger (w_1) \}$	22n	Two-Cells
	$\Downarrow (r_1 w_0 r_0 w_0 r_0)$		Dynamic faults
	$\Downarrow (r_0 w_1 r_1 w_1 r_1)$		
	$\uparrow (r_1 w_0 r_0 w_0 r_0)$		
	$\uparrow (r_0 w_1 r_1 w_1 r_1)$		
	(r_1)		
AB2	$\{ \ddagger (w_1) \}$	9n	Dynamic Read
	$\Downarrow (w_1 r_1 w_0 r_0 w_0$		Destructive Fault
	$r_0w_1r_1)\}$		(dRDF)
AB3	$\{ (w_0) \}$	13n	Dynamic Deceptive
	$\Downarrow (w_0 r_0 r_0 w_1 r_1 r_1$		Read Destructive Fault
	$w_1r_1r_1w_0r_0r_0)\}$		(dDRDF)
AB4	$\{ \ddagger (w_0) \}$	22n	Dynamic Read
	$\Uparrow (r_0 w_0 r_0 w_1 r_1)$		Destructive Coupling
	$\Uparrow (r_1 w_1 r_1 w_0 r_0)$		Fault
	$\Downarrow (r_0 w_0 r_0 w_1 r_1)$		(dCFrd)
	$\Downarrow (r_1 w_1 r_1 w_0 r_0)$		
	$ \ddagger (r_0) \}$		

the ones already published. We started from the set of dynamic faults described in [20]. These faults are considered to be some of the most realistic ones for current memory technologies.

March AB1 (Table 2), with a complexity of 11n, is able to detect the entire set of single-cell two-operation dynamic faults [20]; compared with March RAW1 (13n), which was manually designed, it guarantees the same fault coverage but reduces the test length by two operations or 18.18 percent. March AB (Table 2), with a complexity of 22n, is able to detect the entire set of realistic two-cell twooperation dynamic faults [20]; compared with March RAW (26n), again manually designed, it provides the same fault coverage but reduces the test length by four operations or 15.38 percent. Finally, we propose three new march tests, March AB2, March AB3, and March AB4, generated for particular subsets of dynamic faults in order to demonstrate the freedom in choosing the target fault list.

We also applied the proposed algorithm, after applying the modification to the PG proposed in [22] to model linked faults, to the set of realistic linked faults presented in [5]. In Table 3, Fault List #1 includes single-, two- and three-cell linked faults proposed in [5], whereas Fault List #2 includes all single-cell linked faults proposed in [5].

TABLE 3 Generated March Tests for Linked Faults

Name	Algorithm	O(n)	FaultList
AB	$\{ (w_1) \}$	22n	#1
	$\Downarrow (r_1 w_0 r_0 w_0 r_0)$		
	$\Downarrow \Downarrow (r_0 w_1 r_1 w_1 r_1)$		
	$\Uparrow (r_1 w_0 r_0 w_0 r_0)$		
	$\Uparrow (r_0 w_1 r_1 w_1 r_1)$		
	(r_1)		
ABL1	$\{ \ddagger (w_0) \}$	9n	#2
	$\ \ (w_0r_0r_0w_1)$		
	$ \ \ (w_1r_1r_1w_0) \}$		

TABLE 4 BIST Optimized March Test

Algorithm	O(n)	FaultList
$\left[\left\{ \Uparrow (w_0) \Uparrow (r_0 w_1 w_0) \Uparrow (r_0 w_1) \right\} \right]$	12n	SAF, TF
$\Uparrow (r_1 w_0 w_1) \Uparrow (r_1 w_0) \Uparrow (r_0) \}$		RDF

We compared our new generated march tests with already published algorithms targeting the same fault list. In particular, we considered the following:

- 43n March test [9]. It is automatically generated and deals only with a subset of faults defined in Fault List #1.
- 41n March SL [5]. It is the state of the art in the class of hand-generated march tests. It covers Fault List #1.
- 23n March MSL [23]. It is automatically generated, and it reduces the complexity of March SL. It covers Fault List #1.
- 11n March LF1 [5]. It is one of the most used march tests, and it is able to cover Fault List #2.

March AB of complexity 22n, targeting Fault List #1, reduces the test time by 48.8 percent with respect to the 43n march test, 46.3 percent with respect to March SL, and 4.35 percent with respect to March MSL. Similarly, March ABL1, which targets Fault List #2, reduces the test length by 18.1 percent with respect to March LF1 (the state of the art for the same list of faults).

It is relevant to note that using our algorithm, we have been able to generate a new test, March AB, able to detect both dynamic and linked faults. Moreover, the same algorithm is also able to detect the full list of static unlinked faults detected by the 22n March SS. In all the experiments, the generation process was shorter than 1 second of CPU time. All generated march tests have been verified by fault simulation using the memory fault simulator published in [24] and [25] to validate the correctness of the test with respect to the target fault list.

5 OPTIMIZATIONS

March tests are critical components in any ATE-based or BIST Memory test architecture. In the latter case, it has been shown that the BIST hardware overhead can be reduced if the march test shows some particular characteristics such as uniformity [8] (a constant number of operations in each ME), symmetry [2] (particularly important on transparent march tests), or single AO. The proposed march test generation algorithm already produces, if possible, symmetric march tests (see Table 3). Additional constraints can be very easily added in the generation phase performed by traversing the ELDG. We successfully implemented the possibility of generating single-AO march tests, by adding this additional constraint in the get_fe function (see Fig. 5), which is the function defining the AO. Using this optimization, we have been able to generate the single-AO march test proposed in Table 4. Other constraints can be easily implemented; the only drawback is that they can lead to situations where no solutions can be generated.

6 CONCLUSIONS

This paper addresses two very important issues usually faced by researchers and test engineers in the field of memory testing. It provides a clear and flexible formalism to model memories and faulty behaviors, and it proposes an efficient algorithm to automatically generate march tests. The flexibility of the fault model formalism allows describing not only traditional static and dynamic faults but also linked and user-defined faults. This feature makes the proposed research very appealing for both memory manufacturers and users. With respect to previously presented approaches, our methodology allows generating shorter march tests in a very low computation time, without exhaustive searches. The paper presents march tests for the complete set of static faults and for most of the known dynamic faults, obtaining both already published and new test algorithms. What emerges from the experimental results is the efficiency of the algorithm, which is able to significantly reduce the march test length and, therefore, the test time for many significant fault lists. Ongoing research activities are focusing on the extension of the model to multiport memory faults and on the possibility of introducing additional constraints on the generated march tests.

REFERENCES

- International Technology Roadmap for Semiconductors, http:// www.itrs.net/, 2008.
- [2] A.J. van de Goor, "Using March Tests to Test SRAMs," IEEE Design and Test of Computers, vol. 10, no. 1, pp. 8-14, Jan.-Mar. 2004.
- [3] A.J. van de Goor and Z. Al-Ars, "Functional Memory Faults: A Formal Notation and a Taxonomy," *Proc. 18th IEEE VLSI Test Symp. (VTS '00)*, pp. 281-289, Apr./May 2000.
 [4] S. Hamdioui, R. Wadsworth, J. Reyes, and A. van de Goor,
- [4] S. Hamdioui, R. Wadsworth, J. Reyes, and A. van de Goor, "Importance of Dynamic Faults for New SRAM Technologies," *Proc. Eighth IEEE European Test Workshop (ETW '03)*, pp. 29-34, May 2003.
- [5] S. Hamdioui, Z. Al-Ars, A.J. van de Goor, and M. Rodgers, "Linked Faults in Random Access Memories Concept Fault Models Test Algorithms and Industrial Results," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 5, pp. 737-757, May 2004.
- [6] B. Smit and A.J. van de Goor, "The Automatic Generation of March Tests," Proc. IEEE Int'l Workshop Memory Technology, Design and Testing (MTDT '94), pp. 86-91, Aug. 1994.
- [7] K. Zarrineh, S. Upadhyaya, and S. Chakravarty, "Automatic Generation and Compaction of March Tests for Memory Arrays," *IEEE Trans. Very Large Scale Integration (VLSI) Systems*, vol. 9, no. 6, pp. 845-857, Dec. 2001.
- [8] S. Al-Harbi and S. Gupta, "An Efficient Methodology for Generating Optimal and Uniform March Tests," *Proc. 19th IEEE VLSI Test Symp. (VTS '01)*, pp. 231-237, Apr.-May 2001.
 [9] S.M. Al-Harbi and S. Gupta, "Generating Complete and Optimal
- [9] S.M. Al-Harbi and S. Gupta, "Generating Complete and Optimal March Tests for Linked Faults in Memories," *Proc. 21st IEEE VLSI Test Symp. (VTS '03),* pp. 254-261, Apr./May 2003.
 [10] D. Niggemeyer and E.M. Rudnick, "Automatic Generation of
- [10] D. Niggemeyer and E.M. Rudnick, "Automatic Generation of Diagnostic Memory Tests Based on Fault Decomposition and Output Tracing," *IEEE Trans. Computers*, vol. 53, no. 9, pp. 1134-1146, Sept. 2004.
- [11] C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, "Simulation-Based Test Algorithm Generation for Random Access Memories," Proc. 18th IEEE VLSI Test Symp. (VTS '00), pp. 291-296, Apr./May 2000.
- [12] C.-F. Wu, C.-T. Huang, and C.-W. Wu, "Ramses: A Fast Memory Fault Simulator," Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT '99), pp. 165-296, Nov. 1999.
- [13] S. Di Carlo, G. Di Natale, A. Benso, and P. Prinetto, "An Optimal Algorithm for the Automatic Generation of March Tests," Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE '02), pp. 938-939, Mar. 2002.

- [14] A. Benso, A. Bosio, S. Di Carlo, G. Di Natale, and P. Prinetto, "Automatic March Tests Generation for Static and Dynamic Faults in SRAMs," *Proc. 10th IEEE European Test Symp. (ETS '05)*, pp. 122-127, May 2005.
- [15] A. van de Goor and I.B.S. Tlili, "A Systematic Method for Modifying March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories," *IEEE Trans. Computers*, vol. 52, no. 10, pp. 1320-1331, Oct. 2003.
- [16] J. Brzozowski and H. Jurgensen, "A Model for Sequential Machine Testing and Diagnosis," *J. Electronic Testing Theory and Application*, vol. 3, no. 3, pp. 219-234, Aug. 1992.
 [17] R. Dekker, F. Beenker, and L. Thijssen, "A Realistic Fault Model
- [17] R. Dekker, F. Beenker, and L. Thijssen, "A Realistic Fault Model and Test Algorithms for Static Random Access Memory," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 9, no. 6, pp. 567-572, June 1990.
- [18] A. Ney, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel, and M. Bastian, "Slow Write Driver Faults in 65 nm SRAM Technology: Analysis and March Test Solution," *Proc. Design*, *Automation and Test in Europe Conf. and Exhibition (DATE '07)*, pp. 1-6, Apr. 2007.
- [19] S. Hamdioui, A.J. van de Goor, and M. Rodgers, "March SS: A Test for All Static Simple RAM Faults," Proc. IEEE Int'l Workshop Memory Technology, Design and Testing (MTDT '02), pp. 95-100, July 2002.
- [20] S. Hamdioui, Z. Al-Ars, and A.J. van de Goor, "Testing Static and Dynamic Faults in Random Access Memories," *Proc. 20th IEEE VLSI Test Symp. (VTS '02)*, pp. 395-400, Apr./May 2002.
- [21] A. Benso, A. Bosio, S.D. Carlo, G.D. Natale, and P. Prinetto, "March AB, March AB1: New March Tests for Unlinked Dynamic Memory Faults," *Proc. IEEE Int'l Test Conf. (ITC '05)*, pp. 834-841, Nov. 2005.
- [22] A. Benso, A. Bosio, S. Di Carlo, G. Di Natale, and P. Prinetto, "Automatic March Tests Generations for Static Linked Faults in SRAMs," Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE '06), pp. 1-6, Mar. 2006.
- [23] G. Harutanyan, V. Vardanian, and Y. Zorian, "Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories," *Proc. 24th IEEE VLSI Test Symp. (VTS '06)*, pp. 120-125, Apr./May 2006.
- [24] A. Benso, S.D. Carlo, G.D. Natale, and P. Prinetto, "Specification and Design of a New Memory Fault Simulator," *Proc. 11th IEEE Asian Test Symp. (ATS '02)*, pp. 92-97, Nov. 2002.
 [25] A. Benso, A. Bosio, S.D. Carlo, G.D. Natale, and P. Prinetto,
- [25] A. Benso, A. Bosio, S.D. Carlo, G.D. Natale, and P. Prinetto, "Memory Fault Simulator for Static-Linked Faults," *Proc. 15th IEEE Asian Test Symp. (ATS '06)*, pp. 31-36, Nov. 2006.



Alfredo Benso currently holds a tenured associate professor position in computer engineering in the Department of Control and Computer Engineering, Politecnico di Torino, Torino, Italy, where he teaches microprocessor systems and advanced programming techniques. In his scientific career, mainly focused on hardware testing and dependability, he coauthored more than 60 publications in books, journals, and conference proceedings. He is also actively involved in

the IEEE Computer Society, where he has been the leading volunteer for several projects such as the TEchnical Committees Archives (TECA) database and the Conference Information Management Application (CIMA). He is an IEEE Computer Society Golden Core member and a senior member of the IEEE.



Alberto Bosio received the PhD degree in computer engineering from the Politecnico di Torino, Italy, in 2006. Since 2002, he worked in the area of digital systems dependability for safety-critical applications at the Politecnico di Torino. He is currently an associate professor in the Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier, University of Montpellier II/CNRS, Montpellier, France. His research activity mainly focused on the definition

of new methodologies and the implementation of tools able to improve the development of highly dependable systems, at different levels: for basic digital components, for systems on chip, up to microprocessorbased systems. He is a member of the IEEE.



Stefano Di Carlo received the MS degree in computer engineering and the PhD degree in information technologies from the Politecnico di Torino, Torino, Italy, in 1999 and 2003, respectively. Since 2008, he has been an assistant professor in the Department of Control and Computer Engineering, Politecnico di Torino. In his scientific career, mainly focused on DFT techniques, SoC testing, BIST, and memory testing, he coauthored more than 40 publications

in journals and conference proceedings. He is a Golden Core member of the IEEE Computer Society and a member of the IEEE.



Giorgio Di Natale received the PhD degree in computer engineering from the Politecnico di Torino, Torino, Italy, in 2003. Currently, he is a senior researcher in the Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier, University of Montpellier II/CNRS, Montpellier, France. He has published articles in publications spanning diverse disciplines, including memory testing, fault tolerance, and secure chip design and test. He also serves the Test

Technology Technical Council (TTTC) of the IEEE Computer Society as the webmaster. He is a member of the IEEE.



Paolo Prinetto received the MS degree in electronic engineering from the Politecnico di Torino, Torino, Italy. He is a full professor of computer engineering in the Department of Control and Computer Engineering, Politecnico di Torino, and a joint professor at the University of Illinois, Chicago. His research interests include testing, test generation, BIST, and dependability. He is a Golden Core member of the IEEE Computer Society, and he served the

IEEE Computer Society Test Technology Technical Council (TTTC) as the elected chair. He is a member of the IEEE and a member of the IEEE Computer Society.

▷ For more information on this or any other computing topic, please visit our Digital Library at www.computer.org/publications/dlib.