An approach to harmonic load- and source-pull measurements for high-efficiency PA design

Original

Availability:
This version is available at: 11583/1406535 since:

Publisher:

Published
DOI:10.1109/TMTT.2003.821276

Terms of use:
openAccess
This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

(Article begins on next page)
An Approach to Harmonic Load– and Source–Pull Measurements for High-Efficiency PA Design

Paolo Colantonio, Franco Giannini, Ernesto Limiti, Member, IEEE, and Valeria Teppati, Student Member, IEEE

Abstract—High-efficiency power-amplifier design requires numerous efforts to investigate both input and output harmonic terminations effects. A simplified theoretical approach to clarify the relevance of such terminations is presented here, and design criteria to improve efficiency for high-frequency applications are briefly discussed. An advanced active load/source–pull test-bench has been used to validate theoretical harmonic tuning techniques, characterizing an active device. The adopted optimization strategy is presented, together with measured results obtained with a medium-power 1-mm MESFET at 1 GHz. Input second harmonic impedances effects are stressed, showing a drain efficiency spread between 37%–49% for a fixed input power level, corresponding to 1-dB compression. Finally, as predicted by the presented theory, after input second harmonic tuning, further improvements are obtained, increasing fundamental output load resistive part, demonstrating an additional drain efficiency enhancement, which reaches a level of 55% at 1-dB compression.

Index Terms—Harmonic tuning, high efficiency, load–pull, power amplifiers (PAs).

I. INTRODUCTION

WIRELESS network operators main requests are operational costs reduction and, at the same time, system capabilities increase. In particular, deployment of smaller base stations, featured by higher flexibility, efficiency and lower cost, becomes one of the system suppliers main goals.

In this scenario, power amplifiers (PAs) play a key role, becoming crucial elements of transmitter units in many microwave systems, including handy phone applications, satellite payloads, microwave transponders, and many others.

Usual PA design approaches seek high power efficiency coupled with suitable gain and output power levels. The former is required to improve battery lifetime and to ease thermal management, thus reducing operating cost, while the latter specifications are needed to reduce the number of amplifier stages together with unit size and weight, thus decreasing manufacturing costs. Such requirements are contrasting ones, therefore, demanding a design compromise on achievable performances.

Several design strategies have been proposed up to now. In particular, for narrow-band applications, harmonic tuning strategies have been addressed and successfully applied at microwave frequencies [1]–[5], resulting in significant improvement in both output power and conversion efficiency.

For PA design, nonlinear techniques are required, due to the intrinsic active device nonlinear behavior; two different approaches are available: one is based on large-signal simulations, the other on measurements and experimental results. In the former case, a full nonlinear model for the active device is needed, joined with nonlinear analysis algorithms. The major drawback of this design approach is related to the use of an appropriate and accurate nonlinear model [6], [7].

The experimental approach is mainly based on load/source–pull techniques, in which the actual active device is fully characterized in terms of output power, matching impedances, efficiency, and any other required performance, by means of exhaustive and intensive measurement activity [8]–[11]. As a matter of fact, the experimental approach represents a direct solution since the actual device is characterized in real time (no models are required) and design quantities are readily available. Obvious disadvantages of this approach are related to test-bench equipment cost and to actual device availability in the appropriate testing form.

In both cases, however, if harmonic tuning approaches need to be exploited, some considerations must be applied to reduce design efforts and to avoid misleading results, with the help of some theoretical guidelines proposed in the past, by means of a simplified analysis [12].

The goal of this paper is to present the combination of an advanced harmonic load–pull test bench with harmonic tuning guidelines, thus forming an accurate and effective tool for PA design. Moreover, although the design procedure that will be presented is focused on an experimental approach, it also provides useful indications for approaches based on nonlinear simulation, avoiding time-consuming nonlinear optimization algorithms, which may lead to local minima and whose goals could be difficult to identify and define.

In Section II, the measurement setup and calibration are described, while in Section III, the theory of harmonic tuned PA design is focused. Section IV presents the experimental validation and, finally, in Section V, some conclusions are drawn.

II. NONLINEAR TEST BENCH

The measurement test set, already proposed in [11], combines S-parameter capability, real-time load- and source–pull (single tone or harmonic) with time-domain waveform measurements [13]–[15] and has been extended to intermodulation (IM) measurements.

Any linear vector network analyzer (VNA) with at least two samplers (or mixers) can be used as linear receiver, while a mi-
The linear and nonlinear receivers are simply combined by means of two power splitters. In other words, the two receivers work in parallel on the same DUT. The information achievable with this system are, therefore: 1) input and output reflection coefficients, at fundamental and harmonics; 2) source reflection coefficient (“port 1–port 2 source switch” allows an RF switching technique [8]), at fundamental and harmonics; 3) input and output power, at fundamental and harmonics; 4) input and output time-domain waveforms; 5) power-added efficiency; and 6) IM products.

This is a more effective (but also more expensive) technique if compared to other similar systems [10], where only an MTA is used as a receiver: the flexibility, accuracy, and speed of a real-time load–pull and S-parameter test set is combined with the additional waveform information provided by the MTA. Indeed, after the calibration phase, the slower MTA measurements are performed only if and when needed. The quantities of interest and performances are measured with higher speed and accuracy with the VNA. Moreover, the simultaneous presence of the two receivers allows simple verification capabilities of both time/frequency-domain measurements.

The general calibration procedure, not described in detail before, is an extension of the on-wafer techniques described in [16] and [17] and improved for the coaxial MTA-based system in [10]. During calibration, the “port 1–port 2 source switch” is connected, as in Fig. 1, in cascade to “power splitter 1,” but its ways are connected at the input and output of the DUT, excluding the two bias Ts. Thus, S-parameter calibration of the system is performed by inserting the proper standards at “port 1” and “port 2” [with any two-port technique, e.g., thru-reflect line (TRL), line-reflect match (LRM)]

Let us call $\alpha_{m1}, \alpha_{m2}, \alpha_{M1}, \alpha_{M2}$ and $\beta_{m1}, \beta_{m2}$ the raw measurements at the $i$th frequency ($f_i$) obtained, respectively, with the VNA and MTA. We write the error boxes for VNA and MTA measurements

$$\begin{align}
\begin{pmatrix}
\alpha_{1/2}^{(i)} \\
\beta_{1/2}^{(i)}
\end{pmatrix}
= X_{1/2}^{(i)V/M}
\begin{pmatrix}
\alpha_{m1/2}^{(i)V/M} \\
\beta_{m1/2}^{(i)V/M}
\end{pmatrix}
\end{align}
$$

(1)

$$\begin{align}
\begin{pmatrix}
\alpha_{3}^{(i)} \\
\beta_{3}^{(i)}
\end{pmatrix}
= X_{3}^{(i)V/M}
\begin{pmatrix}
\alpha_{m2}^{(i)V/M} \\
\beta_{m2}^{(i)V/M}
\end{pmatrix}
\end{align}
$$

(2)

$$X_{j}^{(i)V/M} = K_{j}^{(i)V/M} Y_{j}^{(i)V/M}
= K_{j}^{(i)V/M} \begin{pmatrix}
\mathcal{L}_{j}^{(i)V/M} & M_{j}^{(i)V/M}
\end{pmatrix}
= K_{j}^{(i)V/M} \frac{1}{\mathcal{L}_{j}^{(i)V/M}}
$$

(3)

where $j = 1, 2, 3$.

After the two calibration procedures with the VNA and MTA, the coefficients of $Y_{j}^{(i)V/M}$ and the quantities

$$\alpha^{(i)V/M} = K_{11}^{(i)V/M} \cdot K_{22}^{(i)V/M}
$$

(4)

are known.

In order to compute power waves at the DUT reference plane, the magnitudes and phases of each $K_{j}^{(i)V/M}$ must be calculated.

To obtain the magnitudes, we follow the procedure for on-wafer power level calibration described in [16], exploiting coaxial port (“port 3’’). This auxiliary port is connected to a power meter and to three coaxial standards.

The phases of $K_{j}^{(i)V/M}$ now need to be determined.
Let us define the scattering matrix of the network linking ports 2 and 3 as

\[
\begin{pmatrix}
\alpha_2^{(i)} \\
\beta_2^{(i)}
\end{pmatrix} = \begin{pmatrix}
S_{11}^{(i)} & S_{12}^{(i)} \\
S_{21}^{(i)} & S_{22}^{(i)}
\end{pmatrix} \begin{pmatrix}
\alpha_2^{(k)} \\
\beta_2^{(k)}
\end{pmatrix}. \quad (5)
\]

After one-port and power calibration at port 3 (with a VNA), performed with a generic device (e.g., a thru) connected between ports 1 and 2, the quantities \( S_{11}^{(i)} \), \( S_{12}^{(i)} \), \( S_{21}^{(i)} \), and \( S_{22}^{(i)} \) are known.

Since the connection between ports 2 and 3 is realized with directional couplers and cables, we can write \( S_{12}^{(i)} = S_{21}^{(i)} \). The phase indetermination is solved on the basis of a linear group-delay approximation \( S_{12}^{(i)} = \tau f_i \). Now the matrix of the network connecting ports 2 and 3 is completely characterized.

The phase information at the MTA “test” port must be transferred to the VNA and MTA error boxes. This is achieved performing an additional direct connection of the MTA “test” port to port 3, while a thru device is connected between ports 1 and 2, and measuring with both the MTA and VNA. In this situation,

\[
\begin{align*}
\beta_2^{(i)} \mid_{\text{MTA}} &= \alpha_2^{(i)M} \left( 1 - S_{12}^{(i)} \Gamma_{\text{MTA}}^{-1} S_{21}^{(i)} \right) \\
\beta_2^{(k)} \mid_{\text{MTA}} &= \alpha_2^{(k)M} \left( 1 - S_{12}^{(k)} \Gamma_{\text{MTA}}^{-1} S_{21}^{(k)} \right),
\end{align*}
\]

where \( \Gamma_{\text{MTA}}^{(i)} \) is the reflection coefficient of the MTA “test” port and \( \alpha_2^{(i)M} \mid_{\text{MTA}} \) is the MTA measurement.

The reflection coefficient \( \Gamma_{\text{MTA}}^{(i)} \) is computed from the corrected VNA measurement when the MTA is connected at port 3 from the following:

\[
\frac{\alpha_2^{(i)}}{\beta_2^{(i)}} = S_{11}^{(i)} + \frac{S_{12}^{(i)} S_{21}^{(i)}}{1 - S_{22}^{(i)} \Gamma_{\text{MTA}}^{(i)}}. \quad (6)
\]

Now, from the VNA raw measurements performed when the MTA is connected at port 3,

\[
\begin{align*}
\beta_2^{(i)} \mid_{\text{MTA}} &= K_{22}^{(i)W} \left( -M_{22}^{(i)V} \alpha_{m2}^{(i)V} \mid_{\text{MTA}} + b_{m2}^{(i)V} \mid_{\text{MTA}} \right) \\
\beta_2^{(k)} \mid_{\text{MTA}} &= K_{22}^{(k)W} \left( -M_{22}^{(k)V} \alpha_{m2}^{(k)V} \mid_{\text{MTA}} + b_{m2}^{(k)V} \mid_{\text{MTA}} \right).
\end{align*}
\]

Combining (6) and (8), we obtain an expression for \( K_{22}^{(i)V} \).

The MTA error coefficients phases \( K_{22}^{(i)M} \) are then computed by calculating the quantity \( b_2^{(i)} \) in the following two ways:

- with the new VNA error coefficients;
- with the MTA error coefficients when a 50-Ω load is connected at port 3.

To translate this to formulas, we combine the following two equations, coming from the measurements with the MTA and VNA with \( k = M \) and \( k = V \), respectively:

\[
\begin{align*}
\beta_2^{(i)} \mid_{50 \Omega} &= K_{22}^{(i)k} \left( -M_{22}^{(i)k} \alpha_{m2}^{(i)k} \mid_{50 \Omega} + b_{m2}^{(i)k} \mid_{50 \Omega} \right), \\
&= M, V.
\end{align*}
\]

Finally, since \( a^{(i)V/M} = K_{11}^{(i)V/M} \cdot K_{22}^{(i)V/M} \) is known, \( K_{11}^{(i)V/M} \) and \( K_{22}^{(i)V/M} \) are now also fully known.

In conclusion, let us resume the absolute phase and power calibration of the proposed VNA–MTA setup. The calibration algorithm goes through the following steps.

Step 1) Two-port calibration (e.g., LRM, TRL, etc.) at ports 1 and 2 with the VNA (“sampled 1–2”).

Step 2) Two-port calibration at ports 1 and 2 with the MTA.

Step 3) Power calibration exploiting port 3 (three standards plus power meter) for the MTA and VNA.

Step 4) Phase calibration exploiting port 3 (direct connection to the MTA) computing the following:

- \( \angle S_{12}^{(i)} \);
- \( \Gamma_{\text{MTA}}^{(i)} \);
- \( b_2^{(i)} \) when the MTA is connected at port 3;
- phase-corrected VNA error coefficients;
- \( b_2^{(i)} \) from the new VNA coefficients when 50 Ω is connected at port 3;
- \( b_2^{(i)} \) from MTA coefficients when 50 Ω is connected at port 3;
- phase-corrected MTA error coefficients.

The operating procedure, i.e., standard connection sequence, corresponding to this algorithm is anyway rather simple and fast as follows:

- standard connections (any two-port calibration can be applied) at ports 1 and 2, if possible ending the sequence with a thru device;
- thru between ports 1 and 2, with port 3 connected to: 1) three coaxial standards; 2) a power meter; and 3) the MTA.

### III. Harmonic Tuning Approach

Starting from simple power balance considerations, the drain efficiency \( \eta \) of a PA can be expressed as [12]

\[
\eta = \frac{P_{\text{out},f} - P_{\text{disc}}}{P_{\text{out},f} + \sum_{n=1}^{\infty} P_{\text{out},nf}}
\]

where

\[
P_{\text{disc}} = \frac{1}{T} \int_0^T v_{\text{th}}(t) \cdot i_d(t) \, dt
\]

is the dissipated power on the active device, with \( v_{\text{th}}(t) \) and \( i_d(t) \) being the drain voltage and current waveforms, and

\[
P_{\text{out},nf} = \frac{1}{2} V_n I_n \cos(\phi_n), \quad n = 1, 2, \ldots
\]

the active power delivered from the device to the output matching network at fundamental \( f \) (\( P_{\text{out},f} \)) and harmonic frequencies \( n f \) (\( P_{\text{out},nf} \), \( n > 1 \)). \( V_n \) and \( I_n \) are the voltage and current amplitude harmonic components and \( \phi_n \) are their phase shift, i.e., the phase of the output harmonic terminations

\[
Z_{L,n} = \frac{V_n}{I_n} e^{j\phi_n}.
\]
is minimized. (14b)

In the experiment, is the optimum fundamental load resistor for a tuned

From (10), it follows that maximum drain efficiency is achieved if one of the following conditions is fulfilled:

\[ c_1 \rightarrow \text{fundamental output power } P_{\text{out}, f} \]

\[ c_2 \rightarrow \text{the sum of } P_{\text{in}, n} \text{ and } P_{\text{out}, n, f} \text{ for } n > 1 \]

(i.e., \( P_{\text{loss}} \)) is minimized. (14b)

All the harmonic tuning PA design approaches are recognized to follow one of the above conditions. Moreover, the relevance of both the input and output harmonic impedances has been evidenced. In particular, for the output intrinsic harmonic impedances, closed-form expressions are inferred under particular operating conditions, i.e., ideal cases (class F [19], [20] and class E [21], [22]) or assuming short-circuit impedances at highest harmonic frequencies [12].

In the last cases, assuming a MESFET device with a simplified output model, as depicted in Fig. 2, the voltage-controlled current source \( i_d \) is described by

\[ i_d(t) = I_0 + \sum_{n=1}^{\infty} I_n \cdot \cos(n \cdot 2\pi f \cdot t) \] (15)

and the intrinsic drain impedances \( Z_{\text{intrinsic}} \) must be purely resistive (\( R_{\text{HM}} \)), and their values are expressed by

\[ R_{\text{HM}, f} = \delta \cdot R_{\text{TL}} \]

\[ R_{\text{HM}, n, f} = \delta \cdot k_n \frac{I_1}{I_n} \cdot R_{\text{TL}} \quad n = 2, 3, \ldots \] (16)

where \( R_{\text{TL}} \) is the optimum fundamental load resistor for a tuned load (TL) approach [23], and \( \delta \) and \( k_n \) \((n = 2, 3)\) are optimum design values, which are summarized in Table I.

From (16), harmonic tuning approaches can be exploited only if positive values for \( R_{\text{HM}, n, f} \) are obtained. This implies that current harmonic components \( I_2 \) and \( I_3 \) have to be in a proper phase relationships with respect to \( I_1 \).

Such phase relationships can be controlled in two ways: choosing a proper input driving waveform or exploiting input nonlinearity phenomena. Usually the former solution is less practical than the latter. Unfortunately, no closed-form expressions can be easily derived for input harmonic impedances, thus only qualitative considerations can be theoretically performed [12].

In more general cases, however, useful statements can be inferred from (14) and results arising from (16); in particular, if a harmonic tuning strategy is adopted, then the fundamental output load resistive part has to be increased with respect to the value obtained without harmonic manipulation.

In Section IV, an experimental validation of theoretical considerations on harmonic manipulation PA design criteria will be provided, stressing both the input impedance at 2\( f \) relevance and the further benefit arising from the output fundamental load resistive part increase after the input tuning.

IV. EXPERIMENTAL VALIDATION

The device used is a medium-power MESFET (10 x 100 \( \mu \)m) by Alenia Marconi Systems (AMS), Rome, Italy, which has been separately modeled by a full nonlinear model employing neural-network concepts [24]. The device knee voltage is \( V_k = 0.9 \) V and its maximum intrinsic drain current is \( I_{\text{max}} = 220 \) mA. A drain-bias voltage of 5 V has been selected, while the gate-bias voltage has been chosen at \(-2\) V, corresponding to an intrinsic dc drain current \( I_{\text{DC}} \approx 40 \) mA. In the experiment, \( f = 1 \) GHz has been chosen as the fundamental frequency.

To perform a multiharmonic load–pull, the test set depicted in Fig. 1 has been adopted, in which one active loop should be added to control each harmonic termination.

To reduce test-bench cost and complexity, only two active loops (\( \text{AIL}_{\text{IN}} \) and \( \text{AIL}_{\text{OUT}} \)) have been adopted, respectively, for the input and output loads, thus controlling a single harmonic impedance at a time. In particular, \( \text{AIL}_{\text{OUT}} \) has been used to control the fundamental output impedance, thus performing traditional load–pull; conversely, \( \text{AIL}_{\text{IN}} \) has been used to perform source–pull at the second harmonic.

The remaining harmonic impedances were not tuned, but have been measured up to 5 GHz, resulting in almost matched terminations (i.e., 50 \( \Omega \)). The actual input (\( Z_{\text{in}} \)) and output (\( Z_{\text{out}} \)) active device terminations are then

\[ Z_{\text{in}, n, f} = \begin{cases} \text{tuned (} Z_{\text{in}, 2f} \text{),} & \text{for } n = 2 \\ \simeq 50 \, \Omega, & \text{n } \in N, n \neq 2 \\ \text{tuned (} Z_{\text{in}, f} \text{),} & \text{for } n = 1 \\ \text{tuned (} Z_{\text{in}, f} \text{),} & \text{n } > 1 \end{cases} \] (17)

\[ Z_{\text{out}, n, f} = \begin{cases} \text{tuned (} Z_{\text{out}, 2f} \text{),} & \text{for } n = 2 \\ \simeq 50 \, \Omega, & \text{n } \in N, n \neq 2 \\ \text{tuned (} Z_{\text{out}, f} \text{),} & \text{for } n = 1 \\ \text{tuned (} Z_{\text{out}, f} \text{),} & \text{n } > 1 \end{cases} \] (18)

The proposed measurement procedure can be summarized in the following steps.

Step 1) Perform a load–pull on \( Z_{\text{in}, f} \) to find the optimum load at the output port.

Step 2) Perform a source–pull on \( Z_{\text{out}, 2f} \) to analyze the effects of the load at the input port at the second harmonic.

Step 3) Perform a load–pull on \( Z_{\text{out}, f} \) again to demonstrate that further increases on device performances can be obtained.

If the load–pull test set has harmonic tuning capabilities, only the first two steps are usually performed, thus neglecting the
benefits arising from the third one, as will be shown in the following.

A. Load–Pull on $Z_{L,f}$

The first step is a traditional load–pull on output termination at fundamental frequency to obtain the optimum load $Z_{L,f}$. To further reduce time effort, a starting point for $Z_{L,f}$ is estimated by means of simplified considerations inferred through a linearized active device model [23], [25]. After that, on the test bench, $Z_{L,f}$ values are tuned, changing the attenuation and phase shift of the fundamental output active loop $AL_{OUT}$, thus mapping the Smith chart around the starting point until an optimum is obtained. In this experiment, the optimum output load value $Z_{L,f} = 40,0 + 6.3j$ has been determined and a comparison between simulated and measured optimum fundamental output load is reported in Fig. 3.

Output power at fundamental frequency, drain efficiency, and gain measurements and simulations are depicted in Fig. 4 versus available input power ($P_{in}$), while drain current and voltage waveforms (at 1-dB compression) measurements and simulations are plotted in Fig. 5. The nonlinear simulation, both for time-domain and single-tone measurements, were achieved with a commercial computer-aided design (CAD) tool, using a homemade nonlinear model, and they are in good agreement with measurements.

Moreover, from simulation results, it is possible to note (Fig. 6) that the load curve at the intrinsic device terminals is very narrow, showing that the output intrinsic value must be purely resistive [23].

B. Source–Pull on $Z_{S,2f}$

The second step of the procedure is a source–pull, in order to investigate the effects of the input second harmonic termination $Z_{S,2f}$ [12]. For this purpose, a fixed input drive level has been assumed, corresponding to 1-dB output compression ($P_{out} \approx 11.5$ dBm in the experiment), and all the possible (passive) values for $Z_{S,2f}$ have been investigated, leaving fundamental termination at the value of the prior step.

Measured contour plot of drain efficiency as a function of $Z_{S,2f}$ is shown in Fig. 7.

The efficiency clearly exhibits maximum and minimum points, in the following, referred to as case 1 and case 2. Output
power and efficiency measurements obtained in both cases are shown in Fig. 8 as a function of available input power, while the corresponding measured output voltage and current waveforms (at 1-dB compression) are reported in Fig. 9.

From this figure, different second harmonic components, due to different input harmonic generation, can be noted. In particular, in case 1, voltage and current waveforms are flattened, resulting in lower dissipation on the device, even if the power delivered at the second harmonic is higher than in case 2.

Simulated values of $P_{\text{diss}}$ (11) and $\sum_{n>1} P_{\text{out, n}f}$ (12) are reported in Fig. 10. The active power delivered to the output load at harmonic frequencies is higher in case 1 compared to case 2. However, the power dissipated in the active device is lower and the total

$$P_{\text{loss}} = P_{\text{diss}} + \sum_{n>1} P_{\text{out, n}f}$$

is minimized according to (14b).

C. Load–Pull on $Z_{L,f}$ Again

To show that further improvements can be obtained increasing the fundamental output load resistive part, according to (16) [12], a load–pull has been again performed, leaving
second harmonic source termination unchanged from the previous case. The final optimum output load (namely, $Z_{L_f}^{\text{new}}$) is shown in Fig. 11. The new output fundamental load has moved on a constant susceptance ($Y_S \approx -0.04j$) curve, while its resistance value is increased. This is in agreement with the assumption that the active device output behavior can be modeled with a current source $i_d$ with a parallel capacitor ($C_{dh}$), as depicted in Fig. 2.

The obtained drain efficiency, compared with the previous cases, is shown in Fig. 12, while the drain efficiencies measured at a fixed input available power $P_{av} \approx 11.5$ dBm are summarized in Table II.

The efficiency level at 1-dB compression exhibits an increase from 49% (obtained at step 2) to 55%, i.e., a relative increase with respect to the initial efficiency value (46%) of approximately 13%.

Finally, the IM3 (tone spacing $\Delta f = 100$ kHz) performances obtained during the three steps of the experiment are reported and compared in Fig. 13. From the obtained results, it can be noted that $Z_{S2f}$ also affects the device IM distortion. This result was already demonstrated to be a typical effect of the harmonic manipulation procedure [3]. Moreover, the improvement on the IM3, related to second harmonic input termination, was stressed in [26]. Under small-signal excitation, case 2 is the worst condition, due to the highest IM3 levels. On the other hand, under large-signal excitation, the final case exhibits a higher IM3 value due to the highest output resistive load. In fact, in this case, device physical limitations and, in particular, ohmic region, are reached for lower output power levels.

V. CONCLUSION

A simplified theoretical approach to clarify the relevance of active device harmonic terminations, both at the input and output ports, has been presented, suggesting design criteria to improve efficiency for high-frequency PAs. To validate theoretical considerations and to provide a suitable measurement optimization procedure, an advanced harmonic load/source–pull bench and its calibration procedure have been presented. The proposed measurement bench has been used to investigate the effects of second harmonic (2 GHz) input and fundamental (1 GHz) output terminations on a 1-mm power MESFET device. In particular, a drain efficiency spread between 37%–49% for a fixed input power level, corresponding to a 1-dB compression point, has been experimentally observed, varying second harmonic input termination. Further improvements have been obtained by increasing the fundamental output load resistive part after input second harmonic tuning, thus reaching a drain efficiency value of 55% at 1-dB compression.
REFERENCES


Franco Giannini was born in Galatina (LE), Italy, on November 9, 1944. He received the Electronics Engineering degree and Ph.D. degree in microelectronics and telecommunications from the University of Roma “Tor Vergata,” Rome, Italy, in 1994 and 2000, respectively. In 1999, he became a Research Assistant with the University of Roma “Tor Vergata.” Since 2002, he has been a Professor of microwave electronics with the University of Roma “Tor Vergata.” His main research activities are design methodologies for nonlinear microwave circuits, nonlinear analysis techniques, and modeling of microwave active devices.

Ernesto Limiti (S’87–M’93) received the Electronic Engineering degree from the University of Roma “Tor Vergata,” Rome, Italy, in 1989. In 1991, he became a Research and Teaching Assistant with the University of Roma “Tor Vergata.” Since 1998, he has been a Professor of applied electronics. He is currently with the University of Roma “Tor Vergata.” Rome, Italy. He has been involved with problems concerning modeling, characterization, and design methodologies of passive and active microwave components, circuits, and subsystems, including GaAs microwave and millimeter-wave monolithic integrated circuits. He is a consultant for various national and international industrial and governmental organizations, including the International Telecommunication Union and the European Union. Prof. Giannini has been a member of numerous committees for international scientific conferences on GaAs and on microwave and millimeter-wave techniques and applications.

Valeria Teppati (S’00) was born in Turin, Italy, on October 20, 1974. She received the Electronics Engineering degree and Ph.D. degree in electronic instrumentation from the Politecnico di Torino, Turin, Italy in 1999 and 2003, respectively. Since then, she has been a Research and Teaching Assistant with the Politecnico di Torino. Her research interests and activities include microwave devices design, linear and nonlinear measurements design, calibration, and uncertainty.