

Experimental investigations on the tuning of active gate drivers under load current variations

Original

Experimental investigations on the tuning of active gate drivers under load current variations / Raviola, E.; Fiori, F.. - ELETTRONICO. - 2021:(2021), pp. 1-4. (Intervento presentato al convegno 26th International Conference on Applied Electronics, AE 2021 tenutosi a Pilsen, Czech Republic nel 7-8 Sept. 2021) [10.23919/AE51540.2021.9542894].

Availability:

This version is available at: 11583/2935015 since: 2021-11-09T10:00:09Z

Publisher:

IEEE

Published

DOI:10.23919/AE51540.2021.9542894

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

Experimental Investigations on the Tuning of Active Gate Drivers under Load Current Variations

Erica Raviola, Franco Fiori
Electronics and Telecommunication Dpt. (DET)
Politecnico di Torino
 Turin, Italy
 {erica.raviola, franco.fiori}@polito.it

Abstract—Active Gate Drivers have gained of interest as they allow one to shape the switching waveforms finely, thus reducing overshoots and oscillations. However, when fast power switches are exploited, the tuning of such drivers is still challenging. This paper investigates the adjustment of gate current profile under load variations, which is a crucial issue when targeting practical applications. Indeed, a technique, based on the stretching of time intervals, is proposed and its effectiveness, in terms of undershoot reduction, is experimentally assessed.

Keywords—Active Gate Driver (AGD), switching waveforms, AGD tuning, power transistors.

I. INTRODUCTION

In recent years, the design of power modules featuring higher efficiency has been achieved by the exploitation of faster power switches, amongst which SiC and GaN transistors. Indeed, the former outperforms traditional Si transistors in terms of on-resistance and thermal reliability, the latter in terms of lower parasitic capacitances [1]. As the use of such devices is spreading among practitioners, some drawbacks should be carefully taken into account. Faster devices imply higher dV/dt and dI/dt , which worsen the Electro-Magnetic Interference (EMI) performance of power modules [2]. Over-voltages and over-currents are also more prone to occur, thus affecting the reliability of the system [3]. Finally, resonant circuits comprising the inductive and capacitive parasitics of layout, packaging and of active devices themselves may be triggered, resulting in unwanted oscillations superimposed onto the switching waveforms.

Active Gate Drivers (AGDs) are currently being investigated to address the aforementioned issues, as they allow to shape the switching waveforms by modulating the driver strength during transients [4]. Indeed, the modulation can be achieved by modifying the current/voltage/resistance value, and the profile can be fixed, modified during the transient or adapted cycle-by-cycle to account for operating condition variations [5]. With respect to traditional solutions, e.g., snubbers and ferrite beads, AGDs allow a better trade-off between switching power losses and overshoot reduction as the power transistor is slowed down only for a part of the overall transient [6]. As far as fast power switches are concerned, e.g., GaN transistors, research has focused on open-loop




Fig. 1. Circuit schematic of the Buck converter exploited as case study.

AGDs, as they do not require high-bandwidth sensing circuit to measure peaks and slopes, nor fast digital circuits to evaluate the new profile on the basis of some algorithm. However, they may result in oscillating waveforms when the operating conditions are not constant, as reported in [7]. More precisely, variations of the load current should be carefully considered, as they are rather common in practical scenarios. Reference [8] suggests to reduce the clock frequency of the proposed AGD when the load current increases. In [7], both current and temperature variations were investigated, and, a look-up table is proposed to store the AGD profiles for different currents in [9]. However, none of these works provides a method to adapt the AGD modulation profile to load current variations. Indeed, this issue deserves further investigations as it is crucial for the practical use of open-loop AGDs. The aim of this paper is to provide an experimental relation between the AGD parameters and the actual load current, in such a way, the nominal profile can be adapted to different loads without the need of a large memory to store the driving patterns or of devoting several steps to find the optimal profile, as discussed in [5].

The remainder of the paper is organized as follows. In Section II, the prototyped Buck converter featuring an AGD, which is later exploited as case study, is presented, then, the experimental setup and the effects of different load currents on switching waveforms are discussed in Section III. An effective tuning technique is presented in Section IV, and it is compared against the use of a fixed profile. Concluding remarks are drawn in Section V.

II. THE CASE STUDY

A low-side asynchronous Buck converter, like the one shown in Fig. 1, was exploited as case study in what




Fig. 2. The schematic of the prototyped AGD.




Fig. 3. The timing of the AGD control signals provided by the microcontroller.

follows. The power switch T_{ls} turns-on and turns-off with a fixed 0.25 duty cycle by means of the prototyped AGD shown in Fig. 2. The free-wheeling diode D_{hs} let the current flowing in L_{out} to discharge when T_{ls} is off. Input ($C_{\text{in},1-2}$) and output (C_{out}) capacitors have been included to reduce the ripple affecting input and output voltages. Under nominal conditions, the converter steps down a 24 V input voltage (V_{PS}) to a 6 V output voltage (V_{LOAD}), while providing the load with a 0.5 A output current (I_{LOAD}). The nominal values of active and passive components exploited are listed in Table I.

The T_{ls} turn-on and the turn-off is achieved by means of the AGD shown in Fig. 2, which consists of discrete level components entirely. Such a driver is able either to turn-on the power transistor sharply or by modulating the gate current i_G , depending on the control signals $ON1, ON2, ON3$. Referring to Fig. 3, $ON1, ON2, ON3$ are Pulse-Width-Modulated (PWM) outputs of the on-board microcontroller, whose duty cycles and phases can be interdependently adjusted by the firmware. The M_{1-2}, M_{5-6} transistors were chosen to be in deep triode when the PWM signals are high. As far as the T_{ls} turn-on is concerned, when $ON1$ is activated, M_1 and M_3 turn-on, thus the gate terminal of T_{ls} is connected to $V_{DD,DRV}$ through $R_{\text{on}1}$. When T_{ls} reaches the Miller's plateau, $ON1$ is deactivated, meaning that M_1 and M_3 turn-off and $ON2$ is activated. As a consequence, some current is sunk by the T_{ls} gate and the power transistor is slowed down, resulting in an increase of the T_{ls} drain-source voltage (v_{DS}). Finally, M_5 is turned-off and $ON3$ is activated, so T_{ls} can entirely turns-on, eventually. As depicted in Fig. 3, the duty cycles of $ON1, ON2, ON3$ are named $t_{\text{on},1-3}$, and the $ON2, ON3$ delays with respect to $ON1$ are called

TABLE I
PARAMETER VALUES OF THE DESIGNED CONVERTER.

Parameter	Value	Parameter	Value	Parameter	Value
$C_{in,1}$	100 μ F	V_{LOAD}	6 V	V_{PS}	24 V
$C_{in,2}$	2.2 μ F	R_{load}	12 Ω	L_{out}	220 μ H
T_{ls}	[11]	R_{p1}	20 Ω	R_{p2}	28 Ω
R_{p3}	39 Ω	R_{p4}	56 Ω	R_{on1}, R_{on3}	4.7 Ω
R_{on2}, R_{off1}	0 Ω	$V_{DD,DRV}$	10 V	$I_{LOAD,max}$	5 A




Fig. 4. Photograph of the experimental setup.

$d_{on,2-3}$, respectively. By exploiting the proposed circuit, it is possible to generate an $i_G(t)$ current profile similar to that discussed in [10], which was found to damp the turn-on oscillations. The T_{is} turn-off is always achieved by a single level, i.e., only *OFF1* is exploited, as the oscillations affecting such transient are negligible.

III. EXPERIMENTAL SETUP

Aiming to modify the AGD parameters, i.e., $t_{\text{on},1-3}$ and $d_{\text{on},2-3}$, automatically and to assess their impacts on switching waveforms, the experimental setup shown in Fig. 4 was exploited. The prototyped converter is supplied by a 24 V DC input voltage, and the resistor R_{load} is emulated by an active load, which allows one to modify the output current I_{LOAD} . The converter is provided with a serial interface, thereby the AGD parameters can be modified on-the-fly by a proper software running on the PC. In such a way, the corresponding switching waveforms acquired by the digital oscilloscope can be saved synchronously with the actual values of AGD parameters. As previously mentioned, the developed AGD can also operate as a Conventional Gate Driver (CGD) if $ON1$ only is activated for the entire on-time of T_{is} . In such a case, and with the converter providing 0.5 A to the load, the corresponding v_{DS} voltage is shown in Fig. 5(a) by dashed line. It is affected by oscillations at 30 MHz due to the parasitic resonant circuit excited during the transient, which result in the peak affecting the amplitude of the v_{DS} frequency spectrum, as shown in 5(b). Such oscillation does not only impact on the EMI of the converter, but also causes over-current and over-voltage on i_{SW} and v_{SW} , eventually.

Then, the AGD parameters were manually tuned to account for the AGD propagation delays also, resulting in the v_{DS} shown in Fig. 5(a) by solid line. The unwanted oscillations were entirely damped, thanks to a local increase of v_{DS} caused by the *ON2* activation. Indeed, the frequency spectrum of v_{DS} is no longer affected by the peak at 30 MHz, as shown in Fig. 5(b), meaning that a tuned AGD is effective in reducing the delivered EMI. The AGD benefits come at the cost of a slightly decrease




Fig. 5. The drain-source voltage v_{DS} (a) with the power transistor driven sharply (dashed line) and by the tuned AGD (solid line) for a 0.5 load current acquired by the oscilloscope, (b) the corresponding frequency spectra.




Fig. 6. The drain-source voltage v_{DS} with (a) the AGD parameters are fixed and the current is increased to 3 A (dotted) and to 5 A (dashed line). In (b), the corresponding frequency spectra.

in the converter efficiency, as it reduces from 83.3% (CGD) to 82.7% (AGD). However, it should be noticed that AGDs outperform traditional solutions in terms of switching power losses [6]. It was set $t_{on1,nom}=16$ ns, $d_{on2,nom}=12.5$ ns, $t_{on2,nom}=15.25$ ns and $d_{on3,nom}=17$ ns. On the contrary, the actual value of $t_{on3,nom}$ is only related to the T_{is} on-time, thus it does not impact on switching performance.

With the load current increased whilst keeping constant the AGD parameters to their nominal values, the resulting v_{DS} are shown in Fig. 6(a) in the case of $I_{LOAD}=3$ A (dotted line), $I_{LOAD}=5$ A (dashed line), as well as $I_{LOAD}=0.5$ A (solid line) as a reference. The amplitude of oscillations increases, as well as the 30 MHz peak in the frequency spectra, as shown in Fig. 6(b), which at 5 A output current is 10 dB higher than in nominal condition.

IV. TUNING OF AGD PARAMETERS

In order to address such an issue, the proposed setup was used to modify the AGD parameters under different load currents to adapt the original profile, i.e., the one with the nominal parameters, to I_{LOAD} variations. The results of such investigations are reported in the remainder of the paper.

A. Stretch of ON1

As far as the T_{is} turn-on is concerned, it results that oscillations are triggered by the v_{SW} rising edge, which takes place after the current in the power transistor (i_{SW}) has reached I_{LOAD} [12]. Indeed, the i_{SW} slope is limited by the parasitic inductance of the power loop and by the input voltage, meaning that the higher I_{LOAD} , the longer




Fig. 7. Color-map representing the v_{DS} undershoot for [0.5,5] A load current and with the AGD parameters modified in according to (1).




Fig. 8. Color-map representing the v_{DS} undershoot for (a) 0.5 A and (b) 5 A load current when both t_{on1} and t_{on2} are modified.

T_{is} will take to reach I_{LOAD} . Thus, it seems reasonable to increase t_{on1} as the output current increases and to delay $ON2, ON3$ in the meanwhile. The AGD parameters were modified as

$$\begin{aligned} t_{on1} &= t_{on1,nom} + \Delta_1 & d_{on2} &= d_{on2,nom} + \Delta_1 \\ t_{on2} &= t_{on2,nom} & d_{on3} &= d_{on3,nom} + \Delta_1 \end{aligned} \quad (1)$$

where $\Delta_1 = [-1, 5]$ ns with a 0.5 ns step and the load current was varied in the [0.5, 5] A range. The color-map shown in Fig. 7 reports the v_{DS} undershoot for each configuration, more precisely, a darker color represents a higher undershoot. By increasing t_{on1} to 19 ns for a 5 A load current, the undershoot is equal to 2.2 V, which is lower than the one with $t_{on1,nom}$ (3.2 V). However, by stretching t_{on1} only, oscillations are not entirely damped.

B. Stretch of ON1 and ON2

Besides the t_{on1} increase, which resulted in few advantages, also t_{on2} was modified. As the load current increases, then also the energy stored in the parasitic inductance of the power loop increases, thus the power transistor has to dissipate more power to damp the oscillations. As previously discussed in Sect. II, $ON2$ controls the amount of gate charge sunk when T_{is} is in Miller region, meaning that the longer $ON2$ lasts, the more v_{DS} increases. With these considerations, both t_{on1} and t_{on2} were modified as

$$\begin{aligned} t_{on1} &= t_{on1,nom} + \Delta_1 & d_{on2} &= d_{on2,nom} + \Delta_1 \\ t_{on2} &= t_{on2,nom} + \Delta_2 & d_{on3} &= d_{on3,nom} + \Delta_1 + \Delta_2, \end{aligned} \quad (2)$$

with Δ_1, Δ_2 in the $[-1, 5]$ ns and $[-0.5, 3.5]$ ns ranges, respectively. Figure 8(a) shows a color-map of the v_{DS} undershoot for $I_{LOAD}=0.5$ A, Fig. 8(b) for $I_{LOAD}=5$ A. As it can be noticed, the lightest region, i.e., the one with minimum undershoot, has moved to higher t_{on1} and t_{on2} , thus assessing the theoretical motivations reported. Indeed, by modifying both parameters, the undershoot can be effectively reduced.




Fig. 9. Optimal values of $t_{on,1}$ (circle markers) and $t_{on,2}$ (square markers) obtained from experimental data, and the corresponding linear fit in dashed and solid line, respectively.




Fig. 10. In (a) the drain-source voltage with 5 A load current, in (b) the v_{DS} undershoot. Dotted lines refer to fixed AGD parameters, dashed lines to $t_{on,1}$ stretch, and solid lines to $t_{on,1}$ and $t_{on,2}$ stretch.

In order to find a relation between the AGD parameters and the load current, the optimal $t_{on,1}, t_{on,2}$ values related to the minimum undershoot were extrapolated for each current, and plotted in Fig. 9 by circle and square markers, respectively. Then, a linear fit was performed resulting in the dashed and solid curves shown in the same plot, which well fit the experimental data. The resulting expressions were found to be equal to

$$t_{on,1} = p_1 I_{LOAD} + p_0 \quad t_{on,2} = p_3 I_{LOAD} + p_2 \quad (3)$$

where $p_0=15.8$ ns, $p_1=0.55$ ns/A, $p_2 = 14.7$ ns and $p_3=0.43$ ns/A. This point is crucial, as it states that the gate current profile, obtained under a given load current, can be adapted to different load currents without affecting the undershoot. Indeed, only four coefficients are needed to be stored, while the computation of the new parameters required sums and products only.

C. Comparison of the analyzed techniques

Finally, a comparison between the analyzed techniques, i.e., fixed profile, $ON1$ only and $ON1, ON2$ stretch, is presented. For a load current of 5 A, the configuration that minimize the undershoot was selected for each technique, and the corresponding v_{DS} shown in Fig. 10(a). With the AGD parameters kept fixed, oscillations are superimposed onto v_{DS} , as shown by the dotted line. If $t_{on,1}$ is increased, they are mitigated but they are still not negligible (dashed line), on the contrary, when both $t_{on,1}$ and $t_{on,2}$ increase proportionally to I_{LOAD} , then v_{DS} is not affected by oscillations (solid line). Finally, the undershoot was measured for each technique and plotted in Fig. 10(b). For the [0.5,5] A current range, only the

third technique allows the AGD to keep the undershoot to its minimum value (solid line), whether in case of fixed profile (dotted line) or by changing $t_{on,1}$ only (dashed line) the undershoot increases.

V. CONCLUSION

As far as fast power switches are concerned, open-loop AGDs are a viable solution, however, they suffer from suboptimal tuning when the load current changes. This paper investigates such an issue on a prototyped Buck converter, in which the power transistor is driven by an AGD, capable of modulating the gate current profile. Experimental results assessed the AGD under nominal conditions, and they pointed out its lack of effect when the operating conditions are modified. It was found that the undershoot affecting the drain-source voltage is effectively controlled if the timing parameters of the AGD varies proportionally with the load current.

VI. ACKNOWLEDGMENT

This work was partially supported by the Power Electronics Innovation Center (PEIC), Politecnico di Torino, Italy.

REFERENCES

- [1] PELS members, "International Technology Roadmap for Wide Bandgap Power Semiconductors", IEEE Power Electronics Society, 2019.
- [2] A. Bhargava, D. Pommerenke, K. W. Kam, F. Centola and C. W. Lam, "DC-DC Buck Converter EMI Reduction Using PCB Layout Modification," in IEEE Transactions on Electromagnetic Compatibility, vol. 53, no. 3, pp. 806-813, Aug. 2011.
- [3] E. A. Jones, F. F. Wang and D. Costinett, "Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 3, pp. 707-719, Sept. 2016.
- [4] H. Ghorbani, V. Sala, A. Paredes and L. Romeral, "A novel EMI reduction design technique in IGBT gate driver for turn-on switching mode," 2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe), Karlsruhe, 2016, pp. 1-7.
- [5] D. J. Rogers and B. Murmann, "Digital Active Gate Drives using sequential optimization," 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 2016, pp. 1650-1656.
- [6] A. P. Camacho, V. Sala, H. Ghorbani and J. L. R. Martinez, "A Novel Active Gate Driver for Improving SiC MOSFET Switching Trajectory," in IEEE Transactions on Industrial Electronics, vol. 64, no. 11, pp. 9032-9042, Nov. 2017.
- [7] T. Sai et al., "Load Current and Temperature Dependent Optimization of Active Gate Driving Vectors," 2019 IEEE Energy Conversion Congress and Exposition (ECCE), Baltimore, MD, USA, 2019, pp. 3292-3297.
- [8] J. J. O. Dalton et al., "Stretching in Time of GaN Active Gate Driving Profiles to Adapt to Changing Load Current," 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Portland, OR, 2018, pp. 3497-3502.
- [9] F. Zhang, X. Yang, Y. Ren, L. Feng, W. Chen and Y. Pei, "Advanced Active Gate Drive for Switching Performance Improvement and Overvoltage Protection of High-Power IGBTs," in IEEE Transactions on Power Electronics, vol. 33, no. 5, pp. 3802-3815, May 2018.
- [10] M. V. Quitadamo, E. Raviola and F. Fiori, "Investigation on the Switching Waveforms of GaN Power Devices to Gate Current Profiles," 2019 International Conference on Power Electronics, Control and Automation (ICPECA), New Delhi, India, 2019, pp. 1-6.
- [11] "IPB065N15N3 Datasheet", [Online] https://www.infineon.com/dgdl/Infineon-IPB065N15N3G-DS-v02_01-en.pdf?fileId=db3a30432662379201266a0379d1225c, Accessed on: Dec.28, 2020.
- [12] M. V. Quitadamo, E. Raviola and F. Fiori, "A Criterion for an Optimal Switching of Power Transistors," 2019 12th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo), Hangzhou, China, 2019, pp. 174-176.