POLITECNICO DI TORINO Repository ISTITUZIONALE

Smart techniques for flying-probe testing

Original

Smart techniques for flying-probe testing / Calabrese, A.; Quer, S.; Squillero, G. - ELETTRONICO. - (2021), pp. 285-293. (Intervento presentato al convegno 16th International Conference on Software Technologies, ICSOFT 2021 nel 2021) [10.5220/0010582302850293].

Availability: This version is available at: 11583/2917664 since: 2021-08-11T16:35:21Z

Publisher: SciTePress

Published DOI:10.5220/0010582302850293

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

(Article begins on next page)

Smart Techniques for Flying-probe Testing

Andrea Calabrese^{®a}, Stefano Quer^{®b} and Giovanni Squillero^{®c}

DAUIN, Department of Control and Computer Engineering, Politecnico di Torino, Turin, Italy {andrea.calabrese, stefano.quer, giovanni.squillero}@polito.it

Keywords: Algorithms, Algorithm Design and Analysis, Testing, Graph Theory, Parallel Architectures.

In the production of printed circuit boards, in-circuit tests verify whether the electric and electronic com-Abstract: ponents of the board have been correctly soldered. When the test is performed using flying-probes, several probes are simultaneously moved on the board to reach and touch multiple test points. Taking into consideration the layout of the board, the characteristics of the tester, and several other physical constraints, not all movements of the probes are mutually compatible nor they can always be performed through simple straight lines. As the cost of the test is mainly related to its length, and patching the path of one probe may create new incompatibilities with the trajectory of the other probes, one should carefully trade off the time required to find the trajectories with the time required by the probes to follow them. In this paper, we model the movements of our flying probes as a multiple and collaborative planning problem. We describe an approach for detecting invalid movements and we design a strategy to correct them with the addition of new intermediate points in the trajectory. We report the entire high-level procedure and we explore the optimizations performed in the more expensive and complex steps. We also present parallel implementations of our algorithms, either relying on multi-core CPU devices or many-cores GPU platforms, when these units may be useful to achieve greater speedups. Experimental results show the effectiveness of the proposed solution in terms of elapsed computation times.

1 INTRODUCTION

Printed Circuit Boards (PCBs) require several expensive testing phases to get rid of all possible fabrication faults (Coombs, 2016; Radev and Shirvaikar, 2006; van Schaaijk et al., 2018). Among these, the final test step usually concentrates on the defects due to soldering problems occurred during assembly. With the bed-of-nails strategy, each test point is reached by a specific needle and tests can be performed in parallel. On the contrary, when testing is performed using flying-probes (Soh Ying Seah et al., 2009; Hiratsuka et al., 2010), a limited number of probes quickly move on the board contacting sets of test points to apply the required electrical signal and to observe the response. In recent years, flying-probe testers have improved the speed and the accuracy of their movements, and are now commonly used for large boards, with a high number of probes and test sets. To support this trend significant investments have been made by the tester companies, in terms of both hardware and software.

In this paper, we analyze a very specific and complex motion planning problem that frequently arise in this context. Once the test sequence has been designed and the test phase is running, unpredictably, some of the required displacements may be discovered not to be physically feasible, and must be recomputed as quickly as possible without interfering too much with the ongoing test process.

More formally, the test of a PCB with flying probes can be described as a sequence of steps $\mathbf{s}_i = (p_i, t_i)$. In each step, first the probes are positioned to contact the required test points p_i ; then, the actual tests t_i are performed applying stimuli and checking results. An optimizer is often used to arrange the steps in an optimal order, i.e., $\{\mathbf{s}_0, \mathbf{s}_1, \dots, \mathbf{s}_i, \dots, \mathbf{s}_n\}$, such that the global test time is minimized (Bonaria et al., 2019b). As to logically move from step \mathbf{s}_i to step \mathbf{s}_{i+1} , probes have to be physically relocated from position p_i to position p_{i+1} , if one of these movements is unfeasible, then step \mathbf{s}_{i+1} is invalid.

Generally speaking, there are different possible reasons which make a probe movement invalid. First of all, probes are moved singularly but concurrently and straight movements may be unfeasible due to the different speed, acceleration, and deceleration along

^a https://orcid.org/0000-0002-8854-8171

^b https://orcid.org/0000-0001-6835-8277

^c https://orcid.org/0000-0001-5784-6435

the axes. Moreover, the movement of one probe may cross a very tall component, i.e., a "no-fly" zone. Furthermore, a path can violate other physical constraints, as probes should not collide and they cannot change their relative position along the x-axis. These situations can arise because the optimizer has not been able to find a better schedule for all the tests or simply because it did not foresee, or care about, low-level details (i.e., the actual trajectories) of the planning process. In addition, when performing the test, a movement may be invalid because of the actual positioning of the board on the conveyance system, and such eventuality cannot be foreseen. Finally, there are cases in which the test engineer may manually ask for a specific test to be performed, i.e., added, at run-time.

To reduce the above problems, we propose an approach to detect invalid movements due to path intersection and we correct the trajectories on-the-fly. In our approach, when a problem is detected, a heuristic strategy adds new steps to the plan. In other words, independently from the reasons that make the step \mathbf{s}_{i+1} illegal, we add extra steps $\hat{\mathbf{s}}_i$ to the overall probe path, to make the whole sequence valid again, i.e., $\{\mathbf{s}_i, \widehat{\mathbf{s}}_0, \dots, \widehat{\mathbf{s}}_n, \mathbf{s}_{i+1}\}$. The additional steps $\widehat{\mathbf{s}}_j$ do not specify any tests, but provide a legal trajectory for the probes, i.e., $\hat{\mathbf{s}}_i = (\hat{p}_i, \emptyset)$. Each new step, implies a new set of probe movements which we define to be safe and collision free. Determining the additional steps is complex and the process may iterate, leading to a solution in which new movements are added over and over again to make previous steps valid.

As the cost of the test is mainly related to its time length, the time necessary to locate additional points should be carefully traded-off with the time required to follow the new path. Furthermore, as modern test devices have up to 8 probes, we coordinate their concurrent movements and we recur to a parallel implementation of our techniques to be as fast as possible. We show, that our algorithms can exploit parallel multi-core devices (CPUs) and many-core modern architecture (GPUs). Experimental results show up-to a 10x speedup factor using our parallel CPU-based and up-to a 70x speedup factor using our many-core GPU-based application.

The paper is organized as follows. Section 2 reports some considerations on related works and Section 3 formally describes our testing environment. After that, Section 4 illustrates our methodology and Section 5 includes our experimental evidence. Finally, Section 6 concludes the paper with few summarizing remarks and some hints on future works.

2 RELATED WORKS

Components that are soldered during the assembly phase, to hold their correct position, can suffer from defects, and PCBs need to be thoroughly tested. Unfortunately, PCBs are becoming extremely complex and many boards have significantly more components and solder joints today than just a few years ago. Many research papers on board-assembly testing focus on boundary scan test, processor-controlled test, or other powered digital testing techniques. These works mostly ignore that circuits can incur damage that could have been avoided by executing a nonpowered test first.

(Radev and Shirvaikar, 2006) investigate the possibility of enhancing a flying probe tester with an automated optical inspection module. Following face recognition strategies, the authors first perform training using several images of the PCB. Then, to achieve a wide range of defect detection and decrease inspection times, they verify their method with different level of noise, occlusion, position shift, rotation, and lighting variation.

(Soh Ying Seah et al., 2009) combine two test platforms, namely flying-probe in-circuit test and load board verification on an automatic test equipment.

(Hiratsuka et al., 2010) present an early work on an in-circuit testers with two flying probes. The authors apply an extension of the Traveling Salesman Problem algorithm formulated as an integer linear programming problem to minimize the total time of the inspection.

(van Schaaijk et al., 2018) describe a software tool that automatically generates in-circuit tests based on the product design files, without requiring probe access on every net. The software also indicates in which parts of the board the fault coverage is not maximal, and hence where extra probe access will improve the test quality.

(Bonaria et al., 2019a) detail a technique to optimize the flying probes positioning in a SPEA 4080 test equipment. In order to minimize the test time, the authors concentrate on re-arranging the sequence of tests, considering the tester capabilities, the board layout, and several constraints coming from the environment and the customer. The authors finally compare the new algorithm with the old one, i.e., the FP2012, whose performances were sub-optimal with a high number of test blocks and test points.

(Jurj et al., 2020) design a hybrid sensor-less tester by combining the features of flying probe testing and the capabilities of a coordinate measuring machine. The experimental results show that the proposed tester is suitable for smaller sized PCBs on which it is efficient in terms of precision, test time, power consumption, and costs.

(Li et al., 2020) present a novel planning method for flying probes based on computing the Manhattan distance among test points. The authors first cover all possible test points using a convex polygon path. Then, they insert all remaining points to the polygon trying to minimize the length of the added subpaths.

3 **TESTING ENVIRONMENT**

The testing device targeted in this work is a typical high-end tester. It has 4 arms on each side of the board, above and below the board. Each arm carries a test probe. In a first approximation, each arm moves in a three-dimensional Euclidean space along the three dimensions, namely, (x, y, z). Probes usually have different speed on the thee axis. Movements on the x axis are generally faster, and movements on the z axis, slower. The following rules apply:

- Movements on the z axis (vertical axis) are always applied to all probes concurrently.
- Movements on x and y axis are independent but probes cannot change their order along the x axis. For instance, the leftmost probe will always be the leftmost probe. Since probes have an order, we can label them from left to right on the two sides of the board as (t_0, t_1, t_2, t_3) for top and (b_0, b_1, b_2, b_3) for bottom.
- Theoretically, movements on the x-y plane are straight lines. Practically, the motors on the two axes might not be synchronized and the real movement could be a curve. The worst case scenario for a movement is a rectangle, which models the uncertainty of the equipment to move probes from a point to another. Figure 1 reports an example of such uncertainty. The straight path (continuous line) from the source (p_i) to the destination (p_{i+1}) positions can degenerate into all paths (dotted lines) included within a path occupation rectangle whose p_i and p_{i+1} are the opposite corners.

A board may contain *no-fly* zones, that is, areas that probes can not fly over. An obvious consideration is that no-fly zones cannot contain test points. We say that two points are *incompatible* if the straight line, possibly degenerated, leading from one to the other intersects a no-fly zone. As probes mounted on one side do not interfere with probes mounted on the other side, in the following, we will only consider the 4 probes on one side, without specifying top (t)




Figure 1: A single probe movements from the source p_i to the destination p_{i+1} position. The theoretical straight segment can degenerate into all possible paths within a path occupation rectangle defined as having p_i and p_{i+1} as opposite corners.

or bottom (b). All procedures, described in the paper, will be applied on both sides of the PCB. We define a probe configuration C_i as a list of points having $p = (p_i^{\mathbf{x}}, p_i^{\mathbf{y}})$ coordinates, where each point represents the position of the corresponding probe, according to its labeling:

$$C_{i} = \left((p_{i_{0}}^{x}, p_{i_{0}}^{y}), (p_{i_{1}}^{x}, p_{i_{1}}^{y}), (p_{i_{2}}^{x}, p_{i_{2}}^{y}), (p_{i_{3}}^{x}, p_{i_{3}}^{y}) \right) \quad (1)$$

A valid probe configuration C_i is a configuration where for each pair of probes α and β , such that $\alpha < \beta$ we have that $p_{i_{\alpha}}^{x} \leq p_{i_{\beta}}^{x}$, and no probe is inside a no-fly zone.

4 **PROPOSED ALGORITHM**

A trajectory is a sequence of valid probe configurations, that is, $T = (C_0, C_1, \dots, C_n)$. The base algorithm for moving probes, i.e., the one to execute step s_{i+1} after in step \mathbf{s}_i is shown in Algorithm 1.

PERFORMSTEP($\mathbf{s}_i, \mathbf{s}_{i+1}$)

- 1: $Z \leftarrow \{ all no-fly zones on the board \}$
- 2: $T \leftarrow (p_i, p_{i+1})$ 3: while not VALID(T, Z) do
- 4: $i \leftarrow \text{SELECTPROBE}(T, Z)$
- 5: $T \leftarrow \text{UPDATEPROBE}(T, j, p_{i_j}, p_{(i+1)_j}, Z)$
- 6: end while
- 7: MOVEPROBES(T)

Algorithm 1: Find an optimal trajectory to perform step \mathbf{s}_{i+1} after step \mathbf{s}_i .

First, the set of all no-fly zones is stored in Z (line 1). Then, a initial trajectory T from the current position p_i (in \mathbf{s}_i) to the new positions p_{i+1} (in \mathbf{s}_{i+1}) is built following a straight line (line 2). If T is invalid due to the collision between a probe and a nofly zone (line 3), the trajectory is updated iteratively. The core idea is to select probes with invalid movements and to patch them. Then, in each iteration of the while loop, the function SELECTPROBE (line 4) selects a probe (namely, probe *j*) that is about to perform an invalid movement. After that, the function UPDATEPROBE evaluates an effective trajectory that brings flying probe *j* from test point p_i to test point p_{i+1} avoiding the no-fly zones specified in *Z*. When the selection process is terminated probes are actually moved (line 7).

UPDATEPROBE (T, j, p_i, p_{i+1}, Z) 1: $P \leftarrow \{p_i, p_{i+1}\}$ 2: $S \leftarrow \emptyset$ 3: $n \leftarrow 0$ 4: while $S = \emptyset$ do 5: $n \leftarrow n+1$ $P \leftarrow P \cup \text{ExtraPoints}(p_i, p_{i+1}, n)$ 6: $\mathcal{G} \leftarrow \text{BUILDGRAPH}(P, Z)$ 7: 8. $S \leftarrow \text{SHORTESTPATH}(p_i, p_{i+1}, G)$ 9: end while 10: $T \leftarrow \text{AddStates}(j, T, S)$ 11: return T Algorithm 2: Update the trajectory T to get a valid move-ment from test point p_i to test point p_{i+1} .

The function UPDATEPROBE is detailed in Algorithm 2. This function builds and verifies paths of increasing complexity, until a valid one if eventually found. The set P contains a subset of the test points on the board, initially only the source p_i and the destination p_{i+1} of the movement. The function EXTRAPOINTS returns the set of new points that should be considered for finding the path. The function works in steps, stored in parameter n. At first, it adds few points, then it broaden the space, and finally it returns a set of points that include the corners of the board. Notice that, the procedure UPDATEPROBE is guaranteed to terminate successfully exactly because, as a last resort, procedure EXTRAPOINTS returns a set of *safe* points in the corners of the board, allowing the application to always find a valid, yet long path.

The function BUILDGRAPH returns the weighted, undirected, and incomplete graph G = (P, E, w). The vertices P of G are the set of test points P that should be considered for defining the trajectory. The edges E represent all possible segments connecting two test points in P, excluding the ones crossing a no-flight zone. The weights w represent the time to move from one vertex to the other, and they are computed adopting a non-linear function that considers the length of the movement along the two axes and the speed, acceleration, and deceleration of the probes in these directions. The function SHORTESTPATH returns the shortest path from p_i to p_{i+1} in the graph G; if p_i and p_i are not connected, it returns an empty path. Once a valid path S has been found, function ADDSTATES embeds the path S into the trajectory T and returns it. The function makes sure that the trajectory will be composed of a sequence of valid configurations.

4.1 **Procedure EXTRAPOINTS**

The function EXTRAPOINTS adds vertices to the graph on which the shortest path between p_i and p_{i+1} will be eventually calculated. While considering a large number of points would lead to a very effective trajectory, the size of the graph directly influences the computational effort. Therefore, we try to add the minimal number of points that could quickly make the problem feasible.

The function may be called more times with the same source p_i and destination p_{i+1} , and over the subsequent invocations it shall return a larger number of points, thus increasing the probability to find a solution, but also slowing down the search. One of its parameters, n, records how many attempts have already been done, and therefore it controls the amount of points returned.

The vast majority of the invalid trajectories could be summarized in just few cases. In Figure 2a the segment $\overline{p_i p_{i+1}}$ does not intersects directly a no-fly zone, but the movement is still invalid. Figure 2b shows a case in which the segment intersects a no-fly zone and a valid trajectory may be found without changing the movement on the *x* axis. In Figure 2c the segment intersects a no-fly zone but finding a valid trajectory require to change the movements on both axes. Finally, Figure 2d shows a case in which whatever change is done to correct the movement, the new trajectory is invalidated by a different no-fly zone.




Figure 2: Possible collisions between a probe trajectory and a no-fly zones.

While it is easy to recognize the first case, it is not possible to quickly discriminate between the last three situations. However, the case (d) is significantly less probable than the cases (b) and (c).

```
EXTRAPOINTS (p_i, p_{i+1}, n)
1: T \leftarrow \emptyset
2: if (n \ge 3) then
     return {set of safe points}
3:
4: else if (no intersection with no-fly zones) then
      return { 1+2(n-1) points of \overline{p_i p_{i+1}} }
 5:
6: else if (n = 1) then
 7:
      Z \leftarrow intersecting no-fly zones
8:
       return EDGES(Z)
9: else if (n = 2) then
10:
       Z \leftarrow all nearby no-fly zones
11:
       return EDGES(Z)
12: end if
Algorithm 3: Update the trajectory T to get a valid
movement from position p_i to p_{i+1}.
```

The function EXTRAPOINTS, reported in Algorithm 3, first checks if the segment does not directly intersect a no-fly zone (line 4). In this case, the trajectory can be made valid by simply breaking down the movement into different segments. In this case, the function return a 1 + 2(n-1) points equally spaced over the segment as in Figure 2a. When the segment $\overline{p_i p_{i+1}}$ intersect at least a no-fly zone and n = 1, the algorithm returns points around the edges of the relevant no-fly zone, hoping that the next algorithm will be able to find a trajectory that circumnavigates it (see Figures 2b and 2c). When the segment $\overline{p_i p_{i+1}}$ intersect at least a no-fly zone and n = 2, the algorithm returns the points around the edges of all no-fly zones inside a certain radius of the segment, allowing to find solutions for intricate cases like the one of Figure 2d. Finally, when the function is invoked with n = 3, it returns a pre-defined set of safe points that will enable finding a valid, non-optimal trajectory.

4.2 Procedure BUILDGRAPH

The function BUILDGRAPH builds the graph that will be used for finding the shortest path considering only the points in P. It is a simple procedure that can greatly benefit from parallelism (please, see Section 4.4). The resulting graph is undirected, weighted with the time required to perform the actual movements, and not complete as some edges may refer to invalid movement considering the no-fly zone Z.

4.3 **Procedure SHORTESTPATH**

The function SHORTESTPATH finds the shortest path from the source p_i to the destination p_{i+1} in the weighted graph G. It adopts a modified version of the celebrated Dijkstra single-source shortest-path algorithm (Dijkstra et al., 1959). The search is interrupted as soon as the destination p_{i+1} is reached.

While the algorithm is exact, the general result may not be optimal because some relevant points might not appear in the graph.

4.4 Collision Detection

In different parts of the previous algorithms, for instance when we check if the step \mathbf{s}_{i+1} is valid after the step \mathbf{s}_i , or when we build the graph \mathcal{G} , it is necessary to verify whether the movement cross a no-fly zone. Then, in general, we need to check whether a segment $\overline{p_i p_{i+1}}$ intersects any no-fly zones included in Z. To detect a collision with a no-fly area we check for line intersection. No-fly zones are modeled as rectangles. Since we know that test points cannot reside inside or alongside the perimeter of a no-fly zone, we test the collision against the diagonals of the rectangle. In this way, we verify the collision against 2 different segments instead of 4.




Figure 3: Collision detection: A segment and a non critical no-fly zone represented as a shaded area.

This process is illustrated in Figure 3 and it is detailed by the pseudo-code in Algorithm 4. Procedure SEGMENTCOLLISIONDETECTION looks for intersection between two segments $\overline{s_1e_1}$ and $\overline{s_2e_2}$. Let L_1^x and L_1^y (L_2^x and L_2^y) be the length of the first (second) segment on the x and y axes, respectively. The value of d, computed in line 3, is used to detect whether the segments are parallel or not (line 4). If they are parallel, they simply do not touch (line 5). If the segments are not parallel, we find the x and y coordinates of the collision. Since we are interested in segments instead of lines, even if the segments are not parallel they might not collide. The part with the checks ensures this is respected by calculating the ratio of the distance between the collision point over the one using the extremes. If this ratio is not between 1 and 0, this means that the segments do not collide; otherwise, they do collide. In the final result, we are not interested in the collision point, so a simple Boolean value is returned as result of the check.

When no collision is detected, the actual distance is calculated. The distance is not a topological distance, but rather a measure of the time required to perform the movement. As the probes have different speeds and distinct accelerations on the different axis, a function may be required, but its computation does SEGMENTCOLLISIONDETECTION($\overline{s_1e_1}, \overline{s_2e_2}$)

1: $c_1 \leftarrow L_1^y \cdot s_1^x + L_1^x s_1^y$ 2: $c_2 \leftarrow L_2^y \cdot s_2^x + L_2^x s_2^y$ 3: $d \leftarrow L_1^y \cdot L_2^x - L_2^y \cdot L_1^x$ 4: **if** (d = 0) **then** 5: return FALSE 6: end if 7: $x \leftarrow \frac{L_2^x \cdot c_1 - L_1^x \cdot c_2}{d}$ 8: $y \leftarrow \frac{L_1^y \cdot c_2 - L_2^y \cdot c_1}{d}$ 9: if $(e_1^x \neq s_1^x)$ then 10: $r \leftarrow \frac{x - s_1^x}{-L_1^x}$ 11: $v_0 \leftarrow (r \ge 0 \text{ and } r \le 1)$? TRUE : FALSE 12: **end if** 13: **if** $(e_1^y \neq s_1^y)$ **then** 14: $r \leftarrow \frac{y-s_1^y}{L_1^y}$ 15: $v_1 \leftarrow \stackrel{\mathcal{L}_1}{(r \ge 0 \text{ and } r \le 1)}$? True : False 16: end if 17: **if** $(e_2^x \neq s_2^x)$ **then** 18: $r \leftarrow \frac{x-s_2^x}{-L_2^x}$ 19: $v_2 \leftarrow (r \geq 0 \text{ and } r \leq 1)$? TRUE : FALSE 20: end if 21: **if** $(e_2^y \neq s_2^y)$ **then** 22: $r \leftarrow \frac{y - s_y^2}{L_2^y}$ 23: $v_3 \leftarrow (r \ge 0 \text{ and } r \le 1)$? True : False 24: end if 25: return $(v_0 \text{ or } v_1)$ and $(v_2 \text{ or } v_3)$ Algorithm 4: Segment to segment collision detection.

not presents any particular complexity and we do not describe it in here for the sake of space.

Since the computations required by the collision detection and the distance computation steps have very few branching paths, they can take full advantage in being implemented on GPUs. The CPU ensures, through frequent synchronization, that the GPU threads calculate collisions between all the points and one no-fly zone at the time. This simplifies the wrapper function, yet it offloads the weight of a for loop from the GPU, which has a higher impact than on the CPU because of the lack of a branch prediction unit.

5 EXPERIMENTAL RESULTS

In this section, we present the experimental evidence gathered with our path planning application for multiple and coordinated agents (i.e., probes). We mainly focus on computational efficiency as this parameter, together with the length of the path, is the most critical aspects of any flying-probes tester as shown by (Hiratsuka et al., 2010) and (Li et al., 2020). Thus, we show how our parallel implementations, either multi-core CPU-based or many-core GPU-based, outperform the original sequential implementation. Tests have been performed using a home computer with a CPU Intel i7-9700k with 8 cores and 8 threads, 32 GiB DDR4 of RAM memory, and a GPU NVIDIA GeForce GTX 1060.

In the following subsections, for the sake of completeness, we first present some statistics on the PCBs under test. Then, we report the results gathered with the algorithm described in Section 4.1 which optimizes the number of points considered to adjust the trajectory. Finally, we collect statistics in terms of collision detection and distance computation (Section 4.4), and overall trajectory evaluation.

5.1 Benchmark Features

We consider 30 different boards with different sizes and test point density. Overall, the size varies from (13 cm x 13 cm) for the smaller boards, to (65 cm x 55 cm) for the larger ones. The smaller boards have about 700 test points; the larger ones more than 40,000. The average number of test points for all boards is about 7,000. The number of no-fly areas varies from a few units to about 20. Each board has to be tested for soldering defects on both sides and for each of them, the designer also defines equivalent test points, such as the one for the ground node, the power supply, and other typical nodes. On average, our boards have 3,000 equivalent ground points.

5.2 Extra Points

In this subsection, we report the results obtained with the algorithm described in Section 4.1 which optimizes the number of points considered to adjust the trajectory.

Table 1 reports the wall-clock time¹ (in seconds) required to move the 8 probes on an increasing number of test positions p_i . As far as the parallel version is concerned, we run one thread for each probe, thus we run 8 threads overall. The first column of the table reports the (increasing) number of positions n, i.e., $\{p_0, p_1, \ldots, p_n\}$, the probes have to span. Column **Full** indicates the wall-clock times to compute the trajectory always using the full set of additional points, that is, calling EXTRAPOINTS directly with a value of n = 3 to find a collision-free trajectory. Column **Smart** reports the time when the incremental version of the procedure EXTRAPOINTS is adopted, that is, the one increasing the value of n from 1 to 3. Please,

¹The wall-clock time is the time necessary to a (monothread or multi-thread) process to complete the task, i.e., the difference between the time at which the task finishes and the time at which the task started. For this reason, the wall-clock time is also known as *elapsed time*.

recall that the *smart* algorithm behaves like the *full* version after two iterations, but it checks for the existence of a more trivial solution first. As it can be observed in the table, the smart technique is about 8 times faster than the full approach when we use the sequential strategy and it is about 5 times faster when we use the parallel method. For both the full and the smart techniques, the speed-ups of the parallel versions are obvious.

Indeed, Table 2 reports the speedups obtained with the different versions with respect to the sequential full-based implementation. The parallel smart approach achieves a 10x speedup factor in all test configurations.

Table 1: Total time (in seconds) to perform an increasing number of tests.

Γ	#Tests	Sequential		Parallel	
		Full	Smart	Full	Smart
Γ	500	1.68	0.21	0.85	0.16
	1,000	3.52	0.41	1.53	0.31
	5,000	17.42	2.14	6.88	1.71
	10,000	33.12	4.20	13.00	3.43
	15,000	46.40	6.69	18.75	4.98

Table 2: Speedups to perform an increasing number of tests of the smart approach and the two parallel approaches with respect to the sequential full strategy.

#Tests	Sequ	ential	Par	Parallel	
	Sequential Full Sequential Full	Sequential Full Sequential Smart	Sequential Full Parallel Full	Sequential Full Parallel Smart	
500	1.00	8.00	1.98	10.50	
1,000	1.00	8.59	2.30	11.25	
5,000	1.00	8.14	2.53	10.19	
10,000	1.00	7.89	2.55	9.66	
15,000	1.00	6.94	2.47	9.32	

5.3 Distance Computation

In this subsection, we report our results in terms of collision detection and distance computation using the procedure of Section 4.4, and overall trajectory evaluation.

Table 3 focuses on collision detection between straight paths and no-fly zones. As in the previous section, we consider an increasing number of test points (column **#Tests**). For each number of test points, we consider a number of test point pairs which is quadratic in the number of test points, i.e., if *n* is the number of test point (first column of the table) we consider $(n \cdot (n-1))$ test pairs. In all cases, we report the wall-clock times (in seconds) required by the sequential and the parallel versions to compute all collisions between the straight path connecting the two points within the point pair and any no-fly area.

We consider two parallel versions, namely the multi-core CPU-based and the many-core GPU-based one. As it can be deduced from the table, parallel

versions are slower when the number of collision to verify is small. In these cases, the overhead of the parallel versions is larger than the advantages given by the concurrent evaluation of the collisions. Improvements become significant beyond a few thousands of atomic points (and millions of pairs), and they tend to grow with the size of the problem. To deepen our understanding of the gain obtained, we also run some corner-case experiments on manuallygenerated boards. For these boards the position of the test points was designed such that the number of collision with no-fly areas was extremely large such that almost all test points resulted as incompatible. Incompatible points were saved in specific data structure for future use. Thus, the collision detection algorithm returned an indication for each incompatible pair such that the pair itself was stored in the data structure representing incompatibilities. This situation is depicted for the larger test and indicated with 30,000*. Notice again that this case does not have much sense as far as the test generation is concerned, but it represents the worst case scenario for our parallel collision detection algorithm. In fact, the parallel versions generate access contention on the data structure including the incompatibilities, and this contention slows down the parallel processes show smaller speedups than on the other cases.

Table 4 focuses on computing the distance of all test point pairs which are not included in the incompatibility list evaluated in the previous step. We compare the sequential version with the CPU-based parallel one, and with two GPU-based versions. The first GPU-based version is optimized for memory usage, whereas the second one targets computation time minimization. As in all previous cases, the parallel CPU-based version runs 8 hreads. Version GPU_{V2} adopts a matrix-like representation to store all test point pairs. Albeit this version has a quadratic cost in memory, it can use the GPU implementation at its best, as no conflict and no divergence is present in the algorithm. In this case time costs are mainly due to memory transfer times between the RAM and the VRAM local to the GPU. We envisage improvements in the computation times that are almost linear in the number of threads once all other costs are eliminated. This version represent an upper-bound in terms of speedup which can indeed be obtained when the dimension of the test set is not too large and we do not overflow the available memory.

For the sake of completeness, Table 5 reports the computation times to evaluate an entire path moving along all test points. More specifically, the table reports the elapsed times required by one single probe to touch every test block within the test set starting from

Table 3: Collision detection: Wall-clock times (reported in seconds) required to generate the list of incompatible test points. The table compares the sequential, the multi-core CPU-based, and the many-core GPU-based versions.

#Tests	Times [s]			Speedups		
	Sequential	Parallel CPU	Parallel GPU	Sequential Parallel CPU	Sequential Parallel GPU	
100	0.004	0.006	0.019	0.67	0.21	
1,000	0.300	0.060	0.148	4.69	2.03	
10,000	17.440	9.000	4.150	1.92	4.20	
30,000	267.300	37.870	19.430	7.06	13.76	
30,000*	191.140	59.750	46.510	3.20	4.11	

Table 4: Distance computation: Wall-clock times (reported in seconds) required to compute the distance among all test point pairs not contained in the incompatibility list. The comparison include the sequential version, the multi-core CPU approach, and two many-core GPU-bases approaches (the first one optimized for memory usage and the second one for computation time).

#Tests	Times [s]					Speedups	
	Sequential	Parallel CPU	Parallel GPU _{V1}	Parallel GPU _{V2}	Sequential Parallel CPU	Sequential Parallel GPUv1	Sequential Parallel GPUv2
100	0.004	0.006	0.019	0.008	0.69	0.21	0.50
1,000	0.300	0.110	0.148	0.071	2.69	2.03	4.23
10,000	17.440	3.544	4.150	0.860	4.92	4.50	20.78
30,000	267.300	52.255	19.430	3.630	7.06	13.75	73.64
30,000*	191.140	26.547	46.510	3.610	7.20	4.10	52.95

Table 5: Empirical time measurements and comparisons between single threaded and parallel pattern implementations of the test planning.

#Tests	Tin	Speedups	
	Sequential Parallel CPU		Sequential Parallel CPU
22	0.138	0.196	0.70
160	0.042	0.046	0.91
2156	43.330	18.950	2.29
5046	15.520	3.530	4.40
6507*	1084.260	447.26	2.42

its initial position and moving to the closest test point at each step. It essentially applies a greedy "traveling salesman problem" to our PCB problem in which at each step the probe moves on the closest untested point. In this case the algorithm is not suitable for a GPU computation, as it is heavily based on the selection of the next point. This selection would make threads divergence too high and would slow down the GPU computation.

6 CONCLUSIONS

In this paper, we describe a motion-planning application in which 8 probes have to move over a printed circuit board to reach a sequence of test configurations. We designed a low-level application optimizing the steps required to move between those configurations without the probes crossing each other. The solution offers a trade-off between the computational time and the probe repositioning time, finding a reliable local solution for each probe and optimizing their simultaneous change of position for that movement. Although the resulting path may result sub-optimal, experimental results show how the multi-core approach effectively reduces the average path finding time by a significant amount.

Among the future work, we plan to produce a board and a test-sequence generator to verify our tool and make the software publicly available. Further optimizations will be required on some specific and collateral phases of the algorithm. More experiments will also be in order with a tighter integration of the new algorithmic features with the ones already used by the test planner.

REFERENCES

- Bonaria, L., Raganato, M., Reorda, M. S., and Squillero, G. (2019a). A Dynamic Greedy Test Scheduler for Optimizing Probe Motion in In-Circuit Testers. In 2019 IEEE European Test Symposium (ETS), pages 1–2.
- Bonaria, L., Raganato, M., Squillero, G., and Reorda, M. S. (2019b). Test-Plan Optimization for Flying-Probes In-Circuit Testers. In 2019 IEEE International Test Conference in Asia (ITC-Asia), pages 19–24.
- Coombs, C. F. (2016). Printed Circuits Handbook (7th Edition). McGraw-Hill, Inc., USA.
- Dijkstra, E. W. et al. (1959). A note on two problems in connexion with graphs. *Numerische mathematik*, 1(1):269–271.
- Hiratsuka, Y., Katoh, F., Konishi, K., and Shin, S. (2010). A Design Method for Minimum Cost Path of Flying Probe In-Circuit Testers. In *Proceedings of SICE Annual Conference 2010*, pages 2933–2936.
- Jurj, S. L., Rotar, R., Opritoiu, F., and Vladutiu, M. (2020). Affordable Flying Probe-Inspired In-Circuit-Tester for Printed Circuit Boards Evaluation with Application in Test Engineering Education. In 2020 IEEE International Conference on Environment and Electrical Engineering and 2020 IEEE Industrial and Commercial Power Systems Europe (EEEIC / I CPS Europe), pages 1–6.

- Li, W., Yang, J., Lv, X., and Wang, J. (2020). A New Path Planning Method for Flying Probe Test Arms. In *Chinese Control And Decision Conference (CCDC)*, pages 1552–1556.
- Radev, P. and Shirvaikar, M. (2006). Enhancement of Flying Probe Tester Systems with Automated Optical Inspection. In *Proceeding of the Thirty-Eighth Southeastern Symposium on System Theory*, pages 367– 371.
- Soh Ying Seah, Melanie Po-Leen Ooi, Ye Chow Kuang, Chee Sun See, Panchadcharam, S., and Demidenko, S. (2009). Combining ATE and Flying Probe In-Circuit Test Strategies for Load Board Verification and Test. In 2009 IEEE Instrumentation and Measurement Technology Conference, pages 1380–1385.
- van Schaaijk, H., Spierings, M., and Marinissen, E. J. (2018). Automatic Generation of In-Circuit Tests for Board Assembly Defects. In *IEEE 23rd European Test Symposium (ETS)*, pages 1–2.