

A Digital-Based Virtual Voltage Reference

*Original*

A Digital-Based Virtual Voltage Reference / Crovetto, Paolo Stefano. - In: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS. - ISSN 1549-8328. - STAMPA. - 62:5(2015), pp. 1315-1324.  
[10.1109/TCSI.2015.2402991]

*Availability:*

This version is available at: 11583/2596559 since: 2021-03-30T17:13:21Z

*Publisher:*

IEEE - INST ELECTRICAL ELECTRONICS ENGINEERS INC

*Published*

DOI:10.1109/TCSI.2015.2402991

*Terms of use:*

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

*Publisher copyright*

IEEE postprint/Author's Accepted Manuscript

©2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

# A Digital-Based Virtual Voltage Reference

Paolo S. Crovetto, *Member, IEEE*

**Abstract**—A novel *virtual reference* concept is introduced in this paper to design accurate, mostly digital, software-defined, process-supply-and-temperature (PVT)-independent voltage references suitable to replace conventional analog reference circuits in present day, low voltage, aggressively scaled, mainly digital integrated systems. The operation and the performance of references based on the proposed approach are tested by computer simulations and experiments carried out on a proof-of-concept, microcontroller-based prototype, reporting a measured thermal drift of 16 ppm/°C in a range from -10°C to 100°C and a line regulation of 0.15%/V. The advantages in terms of costs and performance of the proposed digital references in comparison with state-of-the-art analog solutions are finally discussed.

**Index Terms**—Virtual Voltage Reference, Digital-Based Analog Circuits, Digital Bandgap Circuit, PVT-independent Reference.

## I. INTRODUCTION

**R**EFERENCE voltages and currents are essential in present-day mainly digital electronic systems as the *measurement standards* in terms of which any other voltage and current are directly or indirectly compared, whenever their absolute value is associated to relevant information or needs to be controlled. The precision of references and their stability under all possible operating conditions are therefore of paramount importance and often pose the ultimate limit to the accuracy of an electronic system.

The demand for accurate references in integrated circuits (ICs) has been addressed so far by analog cells exploiting the physical properties of integrated devices - like diodes, BJTs and MOS transistors operated under specific bias conditions - to obtain an output voltage and/or current which is constant and as independent as possible of process variations, of the power supply and of the operating temperature (PVT) [1-16].

Unfortunately, traditional integrated references [1-7], like basic bandgap cells, are not suitable to operate from a low supply voltage (< 1.5 V) and are therefore not compatible with present day aggressively scaled CMOS technologies [17]. Even though very-low-voltage references have been devised over the last years [8-16], the design of such circuits is often challenging because of the poor analog characteristics of nano-scale devices. In particular, their accuracy often relies on a tight control of process-related parameters and on stringent matching requirements, that can only be achieved by expensive post-fabrication trimming and/or by devices with drawn dimensions which are orders of magnitude larger than the lithographical minimum. As a consequence, the design of integrated references does not take any advantage from




Fig. 1. Kuijk Bandgap Reference Circuit [2].

technology scaling and, on the contrary, is going to be a more and more serious concern and a limiting factor in the development of present and future integrated systems [17].

In this scenario, the possibility to re-think a reference circuit in digital terms, taking advantage of scaling to reduce costs and enhance performance, as done for other inherently analog cells in recent literature [18-20], sounds particularly attractive and poses a new research challenge [21].

In this paper, the implementation of a PVT-independent voltage reference in a mostly-digital integrated system is addressed by a novel *virtual reference* concept. In particular, it is suggested that a binary number, i.e. a *virtual reference*, can be employed in a digital system including an A/D converter (ADC) and a D/A converter (DAC) as a full replacement of a physical PVT-independent reference. Such a virtual reference can be evaluated algorithmically on the basis of non-PVT-invariant quantities acquired and converted into digital by the ADC against a possibly non-PVT-invariant physical pseudo-reference by translating the functions of an analog reference circuit into their digital equivalent.

The paper is organized as follows: in Section II, the operation of a traditional bandgap reference (BGR) is revised from a functional point of view, highlighting the functions that could be conveniently moved to the digital domain. In Section III, a digital circuit, functionally equivalent to the BGR considered in Section II, is then proposed and the virtual reference concept is introduced. This approach is generalized in Section IV and is exploited in Section V to design digital reference circuits whose performance is assessed by simulations. Then, a proof-of-concept, microcontroller-based prototype of a digital virtual reference is introduced in Section VI and its measured performance is reported. In Section VII, the proposed references are compared with state-of-the-art analog references and, finally, in Section VIII, some concluding remarks are drawn.

P.S. Crovetto is with the Dept. of Electronics and Telecommunications (DET) - Politecnico di Torino, corso Duca degli Abruzzi, 24 - 10129 Torino, Italy, Phone: +39 011 0904220, e-mail: paolo.crovetto@polito.it - Copyright (c) 2014 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending an email to pubs-permissions@ieee.org.

## II. A BANDGAP REFERENCE FROM A FUNCTIONAL PERSPECTIVE

The operation of a traditional analog BGR circuit is revised in this section from a functional point of view, so that to describe it in terms of elementary functions to be possibly implemented in a digital form. To this purpose, the well-known Kuijk circuit [2], whose schematic is reported in Fig.1, is considered to fix the ideas.

### A. The Kuijk Bandgap Circuit

In the Kuijk circuit, a temperature independent reference voltage is obtained taking advantage of the opposite thermal drift of the forward voltage  $v_D$  of a silicon  $pn$  junction biased at a constant current density and of the difference  $\Delta v_D = v_{D1} - v_{D2}$  of the forward voltages  $v_{D1}$  and  $v_{D2}$  of two  $pn$  junctions biased at current densities  $J_1$  and  $J_2$  in a fixed ratio  $\frac{J_1}{J_2} = h^*$ . From solid-state physics, in fact,  $v_D$  decreases with the absolute temperature  $T$  whereas  $\Delta v_D$  can be expressed as

$$\Delta v_D = \frac{\kappa T}{q} \log h^*, \quad (1)$$

being  $\kappa$  the Boltzmann's constant and  $q$  the electron charge, and is therefore proportional to the absolute temperature  $T$  (PTAT). Moreover, a constant  $\chi$  exists for which

$$v_{REF} = v_D + \chi \Delta v_D \quad (2)$$

is non-zero and first-order temperature independent, i.e. for which  $\frac{\partial v_{REF}}{\partial T} \Big|_{T=T_{nom}} = 0$  where  $T_{nom}$  is the nominal operating temperature. Since it can be demonstrated [4] that temperature compensation is achieved for  $v_{REF}$  close to the bandgap voltage of silicon (1.1 V-1.2 V), circuits based on this mechanism - like Kuijk's - are known as *bandgap references*.

The principle outlined so far is implemented in the Kuijk circuit exploiting the emitter-base junctions of two diode-connected  $npn$  BJTs  $Q_1$  and  $Q_2$  with emitter areas  $S_1$  and  $S_2$  in a  $1 : h^*$  ratio and biased at the same emitter current  $i_0$ . Being bandgap compensation (2) intrinsically related to the physical properties of silicon  $pn$  junctions,  $Q_1$  and  $Q_2$  can be regarded as the core *physical standard* of the circuit, providing the *voltage primitives*  $v_D = v_{D1}$  and  $\Delta v_D = v_{D1} - v_{D2}$  appearing in (2). The bias current  $i_0$  for the BJTs is obtained from the output of an operational amplifier (opamp) via two matched resistors  $R_0$ , the voltage across which is kept equal by negative feedback. It is worth noting that, neglecting the finite power supply rejection of the opamp, the BJTs bias current

$$i_0 = \frac{v_{REF} - v_{D1}}{R_0}, \quad (3)$$

where  $v_{REF}$  is the PVT-invariant output voltage of the circuit, is not explicitly related to the power supply. From a functional perspective, the resistors  $R_0$  and the opamp can be therefore regarded as a power supply-independent *bias network* for the physical standard.

Moreover, the same opamp in the circuit of Fig.1, with its negative ( $R_0$ ,  $R$  and  $Q_2$ ) and positive ( $R_0$ ,  $Q_1$ ) feedback networks, is exploited for analog *signal processing* to get the temperature-compensated output voltage  $v_{REF}$  starting from




Fig. 2. Functional Blocks of a Reference Circuit.

the voltage primitives by implementing the *weighted sum* (2) in the voltage domain. Since  $v_R = \Delta v_D = v_{D1} - v_{D2}$ , in fact, assuming that the opamp is ideal,  $v_{REF}$  can be expressed as

$$v_{REF} = v_{D1} + \frac{R_0}{R} \Delta v_D \quad (4)$$

which is analogous to (2) provided that  $\frac{R_0}{R} = \chi$ .

### B. Kuijk's Bandgap Functional Block Diagram

The operation of the Kuijk circuit can be therefore described in terms of the three main functional units depicted in Fig.2: a *physical standard* ( $Q_1$  and  $Q_2$ ), whose properties are exploited to get the *voltage primitives* ( $v_D$  and  $\Delta v_D$ ) required for bandgap compensation, a *bias network*, that provides the *bias currents* to the physical standard, and a *signal processing* element, which combines the primitives to get the actual PVT-invariant reference and drives the bias network independently of the external power supply. These functional units can be found in almost all integrated references so that the block diagram in Fig.2 is quite general. Maintaining that the same physical standard of the Kuijk BGR is exploited, the possibility and the opportunity to move its *bias* and *signal processing* functions to the digital domain will be discussed in what follows to address the challenges of present day integrated systems.

## III. A DIGITAL-BASED VIRTUAL BANDGAP REFERENCE

A digital-based voltage reference, functionally equivalent to a Kuijk BGR, is now proposed mapping the *bias* and *signal processing* functions highlighted in the previous Section on the hardware platform of a mainly digital System on Chip (SoC). To this purpose, after a generic SoC hardware architecture is defined, a software procedure implementing bandgap compensation is proposed and the *virtual reference* concept is introduced. Then, this concept is exploited to generate a supply-independent bias for the physical standard, in full analogy with the traditional Kuijk circuit. Finally, the execution time and the resources required by the proposed PVT-compensation software procedure are discussed.




Fig. 3. System-on-Chip Hardware Platform considered for the implementation of a Digital-Based Virtual Voltage Reference.

#### A. Hardware Architecture

A digital implementation of the Kuijk bandgap circuit is proposed in the following considering the hardware platform of a mostly digital SoC in Fig.3, which includes a digital processor, an ADC and a DAC.

Here, for a given input voltage  $0 < v_{\text{ADC}} < V_0$ , the ADC makes available to the processor, after a time<sup>1</sup>  $T_{\text{A/D}}$ , an integer  $n$  represented on  $N$  bits so that

$$v_{\text{ADC}} = \frac{n}{2^N} V_0 + v_\varepsilon \quad (5)$$

where  $V_0$  is a possibly non-PVT independent pseudo-reference voltage, that is only required to be *constant* within one least significant bit (LSB) for a conveniently long time, as it will be better clarified in what follows. In practice, a pseudo-reference  $V_0$  with the required characteristics can be obtained sampling a (partition of a) non-stabilized power supply voltage as in Fig.3 by an integrated, low leakage, elementary sample and hold (S/H), which can be designed to maintain the *hold* voltage constant with a high accuracy and for a long time (tens or hundreds of seconds), as in [24]. The error term  $v_\varepsilon$  in (5), which takes into account of all ADC non-idealities, is assumed to be dominated by quantization so that  $|v_\varepsilon| < \frac{V_0}{2^{N+1}} = \frac{1}{2} \text{LSB}$ .

The DAC in Fig.3 converts an integer  $m$  represented on  $N$  bits from the processor into a constant output voltage

$$v_{\text{DAC}} = \frac{m}{2^N} V_0 + v_\varepsilon \quad (6)$$

after a settling time  $T_{\text{D/A}}$ , where  $V_0$  is the same pseudo-reference of the ADC<sup>2</sup> and it is assumed that the error term  $v_\varepsilon$ , describing all DAC non-idealities, is less than  $\pm \frac{1}{2} \text{LSB}$ . The error terms  $v_\varepsilon$  in (5) and (6) will be neglected in the

<sup>1</sup>The ADC conversion time and all other delays in the acquisition chain are included in  $T_{\text{A/D}}$  for the sake of simplicity.

<sup>2</sup>The requirement that the ADC and the DAC share the same pseudo-reference voltage  $V_0$  can be released by converting into digital the output voltage of the DAC using the same ADC.




Fig. 4. Flow chart of the software procedure intended to evaluate the PVT-independent virtual reference.

following of this Section while their impact will be considered in simulations and experiments in Sections V and VI.

The ADC and the DAC circuits in Fig.3 are supposed to be needed and mostly used for the main SoC application (e.g. biomedical, control, multimedia,...) and designed on the basis of its functional requirements. Their resolution, in particular, which is related to the SoC specifications, can be regarded as the ultimate accuracy goal for the proposed reference. Moreover, no specific ADC/DAC architecture is assumed, even though mostly digital, low-voltage, low-power, oversampling ADCs and DACs, achieving a high resolution with a reduced silicon area occupancy, like those proposed in [18], [22], [23] and others currently being developed, can be preferred to take full advantage of the proposed approach.

The platform in Fig.3 is completed by a diode  $D$  connected to the DAC output through a resistor  $R$  and in parallel to the ADC input port. The diode  $D$  is used as the physical standard of a virtual Kuijk BGR, whose main functions are implemented in software, as described in what follows.

#### B. Bandgap Compensation Procedure

With reference to the architecture in Fig.3, a digital BGR implementing in software, by the procedure outlined in Fig.4, the *bias* and the *signal processing* functions of a Kuijk circuit, is now proposed. Following this procedure, two integers  $m^{(1)} = [k_1 r_0]$  and  $m^{(2)} = [k_2 r_0]$ , where  $[\cdot]$  is the rounding operator,  $r_0$  is a convenient initial guess value<sup>3</sup> and  $k_1$  and  $k_2$  are two constant rational scaling factors defining two bias points, are first converted into analog by the DAC, so that to apply two different voltages

$$v_{\text{DAC}}^{(i)} = \frac{m^{(i)}}{2^N} V_0, \quad i \in \{1, 2\} \quad (7)$$

to the  $R$ - $D$  branch in Fig.3 and hence to bias the diode  $D$  at two different current densities, as in the definition of the voltage primitives  $v_D$  and  $\Delta v_D$  appearing in (2). The diode

<sup>3</sup>The value of  $r_0$  should be chosen close to the nominal value of what will be defined as the *virtual reference* in what follows.

forward voltages  $v_D^{(1)}$  and  $v_D^{(2)}$ , corresponding to the two bias conditions, are acquired by the ADC in Fig.3 and can be therefore expressed in terms of the pseudo-reference  $V_0$  as

$$v_D^{(i)} = \frac{n^{(i)}}{2^N} V_0, \quad i \in \{1, 2\} \quad (8)$$

where the integers  $n^{(1)}$  and  $n^{(2)}$  are the results of the A/D conversions. Moreover, the corresponding forward currents  $i_D^{(1)}$  and  $i_D^{(2)}$  flowing through the diode can be expressed as

$$i_D^{(i)} = \frac{v_{DAC}^{(i)} - v_D^{(i)}}{R} = \left( m^{(i)} - n^{(i)} \right) \frac{V_0}{2^N R}, \quad i \in \{1, 2\}. \quad (9)$$

On the basis of (9), it can be observed that the ratio  $h$  of the diode current densities under the two above bias conditions is not intrinsically fixed. Nonetheless, it can be expressed as

$$h = \frac{J_1}{J_2} = \frac{i_D^{(1)}}{i_D^{(2)}} = \frac{v_{DAC}^{(1)} - v_D^{(1)}}{v_{DAC}^{(2)} - v_D^{(2)}} = \frac{m^{(1)} - n^{(1)}}{m^{(2)} - n^{(2)}} \quad (10)$$

and can be numerically evaluated from the acquired values  $n^{(1)}$  and  $n^{(2)}$  independently of the pseudo-reference  $V_0$  and of the resistance  $R$ . As a consequence, taking into account of (1), the voltage primitive  $\Delta v_D$  in (2), which is defined with reference to  $pn$  junctions biased at a *fixed* current density ratio  $h^*$ , can be expressed in terms of  $h$ ,  $v_D^{(1)}$  and  $v_D^{(2)}$  as

$$\Delta v_D = \frac{\log h^*}{\log h} \left( v_D^{(1)} - v_D^{(2)} \right) \quad (11)$$

where the factor  $\frac{\log h^*}{\log h}$  can be numerically evaluated. It is worth noting that neither (10) nor (11) rely on assumptions on device matching.

Considering  $v_D = v_D^{(1)}$  and the expression of  $\Delta v_D$  in (11), neglecting quantization errors, Eqn.(2) can be written as

$$\begin{aligned} v_{REF} &= v_D^{(1)} + \chi \frac{\log h^*}{\log h} \left( v_D^{(1)} - v_D^{(2)} \right) \\ &= \frac{V_0}{2^N} \left[ n^{(1)} + \frac{\chi_0}{\log h} \left( n^{(1)} - n^{(2)} \right) \right] = \frac{V_0}{2^N} r \end{aligned} \quad (12)$$

where (12), that defines the quantity  $r$ , is obtained replacing  $v_D^{(1)}$  and  $v_D^{(2)}$  with their expressions in (8) and including the constant terms in the factor  $\chi_0 = \chi \log h^*$ . Since the l.h.s. of Eqn.(12) is first-order temperature independent, it follows that, under the above approximations, also the r.h.s. expression is first-order temperature independent regardless of the pseudo-reference  $V_0$  and PVT-related variations of  $V_0$  are necessarily countered by opposite variations of  $r$ . Thanks to this property, the quantity  $r$ , which can be numerically evaluated in terms of acquired data (Fig.4, second column), conveys all the information needed to set a temperature independent reference in terms of  $V_0$  and can be therefore regarded as a *virtual reference* as discussed in what follows.

### C. A Virtual Voltage Reference

On the basis of (12), any external input voltage  $v_{ADC}$  converted by the ADC in Fig.3 into the integer  $k$  with respect to its pseudo-reference  $V_0$ , i.e. so that

$$v_{ADC} = \frac{k}{2^N} V_0 \quad (13)$$

can be expressed in terms of the temperature-independent reference  $v_{REF}$ , by replacing the expression of  $\frac{V_0}{2^N}$  from (12) into (13), as

$$v_{ADC} = \frac{k}{r} v_{REF} = \frac{2^N k}{2^N r} v_{REF} \quad (14)$$

where, comparing (13) and (14), the quantity  $k_0 = \frac{2^N k}{r}$  is formally equivalent to the result of the conversion of  $v_{ADC}$  into digital performed by the same ADC in Fig.3, now referenced to the temperature-independent voltage  $v_{REF}$ . In other words, neglecting quantization errors,  $k_0$  is the same value that would be obtained converting  $v_{ADC}$  into digital by the ADC in Fig.3, where a temperature-compensated voltage  $v_{REF}$ , e.g. the output of the Kuijk circuit, is used as a physical reference. Similarly, replacing (12) into (6), the output of the DAC in Fig.3, physically connected to the pseudo-reference  $V_0$ , can be expressed in terms of the temperature-compensated reference  $v_{REF}$  and of  $r$  as

$$v_{DAC} = \frac{m}{r} v_{REF} = \frac{m}{2^N} \left( \frac{2^N}{r} v_{REF} \right). \quad (15)$$

Considering (14) and (15), the number  $r$ , evaluated as in Eqn.(12), can be regarded as a *virtual voltage reference* which can effectively replace an actual temperature-independent reference voltage for A/D and D/A conversion. Moreover, based on (15), a physical reference voltage (proportional to)  $v_{REF}$  can be obtained - only if and when it is really necessary - as the output of the DAC in Fig.3, by converting into analog (a value  $m$  proportional to) the virtual reference  $r$ .

### D. Supply-Independent Bias

The possibility to obtain a physical voltage proportional to  $v_{REF}$  by D/A conversion, as discussed above, is exploited in the software procedure of Fig.4 to remove the residual dependence on  $V_0$  of the diode bias currents  $i_D^{(1)}$  and  $i_D^{(2)}$ , which can be observed in Eqn.(9). To this purpose, in analogy with Eqn.(3) and considering (12), the temperature compensation procedure described so far is iterated using  $m^{(i)} = \lfloor k_i r \rfloor$ , with  $i \in \{1, 2\}$  (Fig.4, third column), where  $r$  is the virtual reference obtained at the previous step and  $k_i$  are the constant scaling factors introduced in Section IIIb to get convenient bias voltages  $v_{DAC}^{(i)}$ . By so doing, Eqn.(9) can be rewritten as

$$i_D^{(i)} = \frac{\lfloor k_i r \rfloor \frac{V_0}{2^N} - v_{D1}^{(i)}}{R} \simeq \frac{k_i v_{REF} - v_{D1}^{(i)}}{R}, \quad i \in \{1, 2\}, \quad (16)$$

where the rounding error in the last passage is less than  $\frac{1}{2}$  LSB and  $i_D^{(i)}$ ,  $i \in \{1, 2\}$  are now independent of  $V_0$ , in full analogy with Eqn.(3). Such a procedure can be repeated until the values of the virtual reference  $r$  in two next iterations are equal within a tolerance  $\varepsilon$  (Fig.4, decision block in the second column). In practice, two or three steps are sufficient to get a fixed value  $r^*$ , which can be regarded as a PVT-independent virtual reference and that could be also converted into analog and sampled as a replacement of the pseudo-reference  $V_0$ . By the same approach, different PVT-independent voltages, possibly needed in digital-assisted analog cells, can be also obtained converting into analog values proportional to  $r^*$  and sampling the resulting voltages by S/H circuits.

### E. Execution and Refresh Time

The execution time of the PVT compensation procedure described so far can be roughly estimated as

$$T_{\text{PVT}} = p \cdot T_{\text{D/A}} + q \cdot T_{\text{A/D}} + T_{\text{proc}}, \quad (17)$$

where  $p$  and  $q$  are, respectively, the required D/A and A/D conversions ( $p = q = 2$  in Fig.4) and  $T_{\text{proc}}$  is the time needed for digital processing. In practice,  $T_{\text{PVT}}$  is dominated by the time required for the  $q$  A/D conversions and ranges from hundreds of nanoseconds up to tens of milliseconds, depending on the ADC architecture and on the target resolution [25].

The execution time  $T_{\text{PVT}}$  should be sufficiently small so that PVT-related variations of the voltage primitives during  $T_{\text{PVT}}$  are less than 1 LSB. In particular,  $T_{\text{PVT}}$  should be small in comparison with thermal time constants or, in alternative, transient temperature variations during  $T_{\text{PVT}}$  should be accounted for in the compensation procedure. Supply variations during  $T_{\text{PVT}}$  are a minor concern since, considering (16), their impact on the virtual reference is only related to the power supply rejection of the DAC and of the ADC. Moreover, high frequency power supply fluctuations are also attenuated by decoupling capacitors on the (analog) power supply of a SoC.

After  $T_{\text{PVT}}$ , the ADC and DAC resources can be allocated, by multiplexing, to other SoC functions. Nonetheless, since the virtual reference  $r^*$  is valid as far as  $V_0$  is constant within one LSB, the procedure in Fig.4 needs to be scheduled every

$$T_{\text{REFR}} = \frac{CV_0}{I_{\text{leak}}2^N} \quad (18)$$

being  $C$  the capacitance of the hold capacitor in Fig.3 and  $I_{\text{leak}}$  the average leakage current flowing through it. For a low-leakage S/H [24], the refresh time  $T_{\text{REFR}}$  can be as long as tens of seconds for  $N = 14$  and  $C = 2.5\text{pF}$ .

Based on (17) and (18), the activity factor

$$\delta = \frac{T_{\text{PVT}}}{T_{\text{REFR}}}, \quad (19)$$

that is an estimate of the percentage of SoC resources utilized by a virtual reference, can be defined. Considering the practical values of  $T_{\text{PVT}}$  and  $T_{\text{REFR}}$  discussed above, an activity factor  $\delta$  ranging from  $10^{-8}$  to  $10^{-3}$  can be achieved, so that a virtual reference can be included in a mostly digital SoC with a minimum impact on its processing performance.

## IV. A GENERALIZED DIGITAL VIRTUAL REFERENCE

The virtual voltage reference concept, illustrated so far with reference to the Kuijk circuit, can be extended to other analog references, possibly based on different physical standards suitable to very-low-voltage operation, and can be also further generalized taking advantage of the computational power and of the versatility of digital processing.

It can be observed, in fact, that the *signal processing* function in Fig.2, which is the weak point of all analog references - its accuracy being impaired by technology spreads, mismatch and poor analog characteristics of active devices - can be the point of strength of a digital reference, in which virtually any mathematical function of the acquired primitives can be *exactly* numerically evaluated with a 16-bit, 32-bit or higher

working precision by a digital core, whose performance is boosted and whose cost and power consumption decrease with technology scaling [17].

The implementation of complex signal processing functions, intended to improve the accuracy and the stability of a voltage or current reference under PVT variations, which are unfeasible or at least impractical in the analog domain, can be therefore an option for a digital reference, opening new design perspectives. For instance, an algorithmic approach can be adopted to achieve high-order temperature compensation [26], to reduce the effects of technology process variability, acquiring and combining data from different physical standards following the idea proposed in [27] to improve the accuracy of integrated resistors, and even to achieve a high immunity to electromagnetic interference (EMI) by implementing the technique proposed in [28] in the PVT compensation procedure.

Considering the above discussion, the PVT-invariant voltage in (2) can be conveniently generalized to a generic *invariant function*  $f$  of (possibly PVT dependent) voltage primitives  $\mathbf{v} = (v_1, v_2, \dots, v_N)$  obtained from one or more physical standards (diodes, BJTs, MOS transistors, integrated resistors of different types, ...) operated under different bias conditions, devised so that  $f$  is constant-valued, within a prescribed tolerance  $\varepsilon$ , for PVT variations in a specified range. i.e. a continuous function  $f$  for which  $\frac{\partial f}{\partial v_i} \neq 0$  for  $1 \leq i \leq N$  and

$$|f(\mathbf{v}) - f_c| < \varepsilon \quad \forall \mathbf{v} \in V, \quad (20)$$

where  $f_c = f(\mathbf{v}_n)$  is the value of  $f$  corresponding to the voltage primitives  $\mathbf{v}_n$  under nominal PVT conditions and the set  $V$  includes all the values that can be assumed by such primitives under their specified PVT variability intervals. Considering that  $f$ , expressed in (20) as a function of voltages (dimensioned quantities) can be equivalently stated in terms of their dimensionless *values* measured with respect to a fixed unit<sup>4</sup>  $V_u$  and assuming  $\varepsilon = 0$ , Eqn.(20) can be re-written as

$$f\left(\frac{\mathbf{v}}{V_u}\right) - f_c = 0 \quad \forall \mathbf{v} \in V. \quad (21)$$

Provided that the values of the voltage primitives are acquired and converted into digital by an ADC on the basis of a possibly non-PVT invariant pseudo-reference voltage  $V_0$  as in Fig.3, neglecting quantization errors, Eqn.(21) can be expressed in terms of the vector  $\mathbf{n} = (n_1, n_2, \dots, n_N)$  of the acquired samples as

$$f\left(\frac{V_0}{2^N V_u} \mathbf{n}\right) - f_c = f(\alpha \mathbf{n}) - f_c = 0. \quad (22)$$

For a given vector  $\mathbf{n} = \mathbf{n}^*$  of acquired values, (22) can be therefore regarded as a (generally nonlinear) equation in the scalar quantity  $\alpha$  proportional to the unknown pseudo-reference voltage  $V_0$ . Assuming that a unique solution  $\alpha^*$  of (22) exists, it follows that

$$\alpha^* = \frac{V_0}{2^N V_u} \rightarrow V_u = \frac{V_0}{2^N \alpha^*}. \quad (23)$$

Being (23) formally equivalent to (12), the quantity  $r = \frac{1}{\alpha^*}$  can be regarded as a generalized virtual voltage reference for A/D and D/A conversion, as discussed in the previous Section.

<sup>4</sup>A natural choice could be to fix  $V_u = 1\text{V}$






Fig. 5. Virtual Kuijk Bandgap (VKB) circuit: D/A-Converted Virtual Reference vs. Temperature (top) and D/A-Converted Virtual Reference vs. Power Supply (bottom).

## V. DESIGN AND SIMULATIONS

The design of two PVT-independent digital voltage references, based on the technique proposed in the previous Sections, is now addressed and their stability under PVT variations is tested by computer simulations. In particular, the impact of quantization error, neglected so far in derivations, is highlighted and discussed in what follows.

### A. Virtual Reference Circuit Design

The virtual reference concept introduced in this paper has been exploited to design a Virtual Kuijk Bandgap (VKB), first-order temperature independent voltage reference, which mimics the operation of the Kuijk BGR as described in Section III, and a generalized virtual reference (GVR) achieving second-order temperature compensation by the approach discussed in Section IV. Both the proposed virtual references have been designed in a 1.8V, 180nm CMOS technology and are based on the same hardware platform of Fig.3, the difference among them being only in the PVT-compensation software procedure.

In particular, both the references include a  $10\mu\text{m} \times 10\mu\text{m}$ ,  $p+$  over  $n$ -well diode  $D$  as a physical standard, which is biased as in Fig.3 by a high-resistivity poly resistor  $R = 23\text{k}\Omega$ , with drawn dimensions  $L = 60\mu\text{m}$  and  $W = 4\mu\text{m}$ , connected to the output of the DAC. Both the diode and the resistor are described in simulations by experimentally validated DC models from the silicon foundry, which accurately reproduce their characteristics over temperature and process spreads.

With reference to the above physical standard, the diode  $D$  forward voltages  $v_D^{(1)}$  and  $v_D^{(2)}$ , corresponding to  $v_{DAC}^{(1)} \simeq 900\text{mV}$  and  $v_{DAC}^{(2)} \simeq 700\text{mV}$  and to nominal bias currents at ambient temperature of about  $10\mu\text{A}$  and  $2\mu\text{A}$ , respectively, are considered as voltage primitives for both the VKB and GVR circuits.




Fig. 6. Generalized Virtual Reference (GVR) circuit: D/A-Converted Virtual Reference vs. Temperature (top) and D/A-Converted Virtual Reference vs. Power Supply (bottom).

Both the proposed references are suitable to operate from a power supply as low as<sup>5</sup>  $v_{DAC}^{(1)} = 900\text{mV}$ . Moreover, assuming that a 2.5pF hold capacitor is used in the S/H, the extra silicon area required by the references, in a SoC including a digital core, an ADC and a DAC, is of only  $600\mu\text{m}^2$ .

The ADC, the DAC and the digital core in Fig.3 are described in behavioral terms for simulation purposes, considering a pseudo-reference voltage  $V_0$  equal to the  $1.8\text{V} \pm 20\%$  power supply and introducing  $N$ -bit uniform quantization in the values of the electrical quantities acquired from/applied to the physical standard. Moreover, the ADC in [22] and the DAC in [23], both integrated in a 180nm CMOS technology, will be considered as possible implementations for benchmarking in Section VII. All ADC and DAC error sources including noise, nonlinearity and finite power supply rejection, are assumed to be negligible with respect to quantization errors and are not considered. The number of bits  $N$  of the ADC and of the DAC are assumed to be equal and equal to the working precision of the digital core.

The procedure in Fig.4 has been finally followed to obtain the virtual reference: for the VKB circuit, in particular, the virtual reference is evaluated by Eqn.(12), where a factor  $\chi_0 = 20.1$  has been chosen to achieve first-order temperature compensation. For the GVR reference, instead, the expression

$$f(v_D^{(1)}, \Delta v_D) = v_D^{(1)} + a \cdot \Delta v_D + e^{b+c \cdot v_D^{(1)} + d \cdot \Delta v_D}, \quad (24)$$

where  $\Delta v_D$  is defined as in (11) and  $a = 20.46\text{V}^{-1}$ ,  $b = -19.56$ ,  $c = 18.75\text{V}^{-1}$ ,  $d = 1\text{V}^{-1}$ , has been chosen for the function  $f(\cdot)$  appearing in (22), to achieve second-order temperature compensation.

### B. Computer Simulations

The VKB and GVR references have been simulated in Matlab to test their stability under PVT variations, highlighting

<sup>5</sup>Unless more stringent limitations arise from the ADC and/or the DAC.




Fig. 7. Mean temperature coefficient (box method) and standard deviation of the D/A-converted virtual reference for the VKB and GVR circuits in the  $-40^{\circ}\text{C}$  -  $140^{\circ}\text{C}$  temperature range versus number of bits.

the effects of quantization error. To this purpose, the reference voltage obtained by the proposed circuits converting into analog the virtual reference  $r$  with respect to the pseudo-reference  $V_0$ , as discussed in Section IIIc, has been simulated versus temperature in the range  $-40^{\circ}\text{C}$  -  $+140^{\circ}\text{C}$ , for a nominal  $1.8\text{V}$  power supply, and then considering variations from  $-20\%$  to  $+20\%$  of the power supply voltage (and hence of the pseudo-reference), at ambient temperature ( $T = 27^{\circ}\text{C}$ ). The results of these simulations are reported in Fig.5 and in Fig.6 for the VKB and the GVR references for different values of the ADC/DAC resolution. Moreover, the mean thermal drift (box method) and the standard deviation (SD) of the reference voltage in the range  $-40^{\circ}\text{C}$  -  $+140^{\circ}\text{C}$  are reported in Fig.7 versus the number of bits of the ADC/DAC converters. Similarly, the maximum value and the SD of the relative error for supply variations from  $-20\%$  to  $+20\%$  are reported versus the number of bits in Fig.8. The untrimmed characteristics of the references over process spreads have been finally tested by Monte Carlo simulations whose results are reported in Fig.9. Simulation results are discussed in what follows.

1) *Thermal Drift*: from Fig.5, it can be observed that the VKB provides a reference voltage of  $1.196\text{V}$  with a mean thermal drift of about  $19\text{ppm}/^{\circ}\text{C}$ , for a resolution of 16 bits or more, which is similar to that achieved by an analog Kujik bandgap. For a 14-bit (12-bit) resolution, the thermal drift increases to about  $22\text{ppm}/^{\circ}\text{C}$  ( $35\text{ppm}/^{\circ}\text{C}$ ) and is dominated by quantization. In these last cases, the reference voltage vs. temperature curve is not smooth because of transitions of quantized primitives from one discrete value to another.

From Fig.6, the GVR circuit provides a reference voltage of  $1\text{V}$ , corresponding to the value of  $V_u$  considered in (22), and a reduced thermal drift of  $7\text{ppm}/^{\circ}\text{C}$  is achieved thanks to exponential curvature compensation. Such an improvement, however, can be appreciated in practice only if the ADC/DAC resolution is increased above 14 bits. Since both the VKB and the GVR are based on the same physical standard under the same bias conditions, this result highlights the enhancement that can be obtained in a digital reference taking advantage of digital signal processing, as discussed in Section IV.

2) *Power Supply Rejection*: from the bottom plots in Fig.5 and in Fig.6, it can be observed that the proposed VKB and GVR digital references are independent of the power




Fig. 8. Maximum relative error  $\frac{x_{\max} - x_{\min}}{x_{\text{nom}}}$  and Standard Deviation of the D/A converted virtual reference for the VKB and GVR circuits for variations of the power supply voltage in the  $1.4\text{V}$ - $2.2\text{V}$  range vs. number of bits.




Fig. 9. Statistical distribution of the nominal reference voltage at ambient temperature (left plots) and of the mean thermal drift (right plots) obtained from 10,000 Monte Carlo simulations for a 14-bit VKB (top plots) and for a 16-bit GVR (bottom plots) over process variations.

supply voltage, from which the ADC/DAC pseudo-reference is derived, with fluctuations that are only related to quantization.

3) *Quantization*: from Fig.7, it can be observed that the SD of the reference voltage variations over temperature is reduced by a factor two for each additional bit up to about 14 bits for the VKB and up to 16 bits for the GVR. Above, the accuracy over temperature is limited by the residual error in thermal compensation rather than by quantization. Moreover, from Fig.8, the SD of the fluctuations in the reference voltage is about  $700\text{ppm}$  for a 12 bit ADC/DAC resolution both for VKB and GVR references, i.e. about 3 LSBs, and decrease by a factor two for each additional bit. Comparing Fig.8 with Fig.7, it can be noticed that when quantization is dominant, the SD of the reference voltage variations over temperature and supply are comparable. The effects of quantization could be mitigated by the dithering effect of thermal noise [29] and by convenient digital filtering, that will be considered in future work to achieve an accuracy close to 1 LSB.

4) *Technology Spreads*: The operation of the proposed references in the presence of technology spreads has been simulated by Monte Carlo analyses (10,000 runs) considering the statistical variability of the process parameters of the diode  $D$  and of the resistor  $R$  in Fig.3. The statistical distributions of the untrimmed reference voltages and of the untrimmed thermal drift for the VKB, simulated with a 14-bit resolution, and





Fig. 10. Photograph of the Proof-of-Concept Prototype.




Fig. 11. Measured D/A-Converted Virtual Reference versus Temperature (top) and versus Power Supply Voltage (bottom) for the proof-of-concept prototype.

for the GVR, simulated with a 16-bit resolution, are reported in Fig.9. In the plots on the left of the figure, it can be observed that the simulated SD of the untrimmed reference voltage at ambient temperature over process variations is of only 1.7mV for the VKB and 1.4mV for the GVR, corresponding in both cases to about 0.14%. Moreover, from the plots on the right, the mean value of the untrimmed thermal drift is 22.7 ppm/°C (with a SD of 1.7 ppm/°C) for the VKB and of 8.7 ppm/°C (with a SD of 1.7 ppm/°C) for the GVR. Such variations can be fully compensated by software calibration.

## VI. EXPERIMENTAL RESULTS

A microcontroller-based proof-of-concept prototype of a virtual voltage reference implementing the technique proposed so far is considered in this Section for validation and its performance is experimentally verified.

### A. Proof-of-Concept Prototype

A proof-of-concept virtual reference prototype based on the MiniKit Evaluation Board of the ADuC7061 microcontroller unit (MCU) by Analog Devices [30] has been developed to verify the operation and the effectiveness of the technique introduced in this paper. The ADuC7061 MCU in the prototype is based on a 32-bit ARM7TDMI<sup>®</sup> RISC core operated at a clock frequency of 10MHz and includes,




Fig. 12. Measured Relative Variations  $\frac{x(T) - x(T=0)}{x(T=0)} \cdot 100$  of the pseudo-reference  $V_{02}$ , of the virtual reference  $r$  and of the D/A-converted virtual reference  $r \frac{V_{DD}}{2^N}$  during the test over temperature of Fig.11, top plot.

among its peripherals, a 24-bit Sigma-Delta ADC, a 16-bit DAC (14 bit ENOB), an accurate analog reference and a temperature sensor. The ADC and the DAC, which have been used to map the corresponding blocks of the digital reference architecture in Fig.3, have been configured via software for a resolution of 16 bit and to use an on-chip partition  $\frac{V_{DD}}{2}$  of the  $V_{DD} = 2.5V \pm 5\%$  power supply as a physical pseudo-reference. It is worth noting that, unlike in Fig.3, the pseudo-reference is not sampled-and-held in this prototype, since an integrated S/H was not available. A discrete 1N4148 diode, biased via a 10kΩ resistor, has been connected to the MiniKit board to implement the physical standard in Fig.3. A photograph of the prototype is reported in Fig.10.

With reference to the hardware prototype described so far, a software procedure implementing a digital VKB reference according with the flow chart in Fig.4 has been written in ANSI C. Such a procedure requires less than 1kB of extra program memory and is executed in a time  $T_{PVT} = 4$  ms, that is approximatively the time needed for the A/D conversions<sup>6</sup>. At the end of the procedure, which is called in an infinite loop, the virtual reference is converted into analog by the DAC and the corresponding pin voltage, which is PVT-independent according with the theory in Section III and can be regarded as the physical output of the prototype, has been measured over temperature and supply variations. Measured results are reported and commented in what follows.

### B. Test Results

The digital virtual reference prototype described so far has been tested in a temperature range from  $-10^\circ\text{C}$  to  $+100^\circ\text{C}$  and varying the power supply voltage from 2.3V to 2.7V. The corresponding reference voltage is reported in Fig.11 versus temperature (top plot) and versus the power supply voltage, at ambient temperature  $25^\circ\text{C}$  (bottom plot). From the top plot, it can be observed that the proposed reference shows a nominal value of 1.157 V with a residual thermal drift of about 16ppm/°C, which is comparable with the performance of the precision reference embedded in the ADuC7061 IC [30].

<sup>6</sup>For  $T_{REFR} = 10$ s, this corresponds to an activity factor  $\delta = 4 \cdot 10^{-4}$ . Since the S/H is not included in the prototype and the compensation procedure runs continuously, the activity factor  $\delta$  has not been experimentally tested.

TABLE I  
VOLTAGE REFERENCE CIRCUITS PERFORMANCE COMPARISON

Reference		[2]	[6]	[9]	[10]	[11]	[12]	This work		
Year		1973	2012	2007	2013	2014	2007	2015		
Author		Kuijk	Andreou	De Vita	Osaki	Ma	Crovetti	VKB	GVR	VKB Prot.
Technology	$\mu\text{m}$	0.18 <sup>‡</sup>	0.35	0.35	0.18	0.18	0.35	0.18	0.18	PCB
Type		Analog	Analog	Analog	Analog	Analog	Analog	Digital	Digital	Digital
Characterization		Meas.	Meas.	Meas.	Meas.	Meas.	Meas.	Sim.	Sim.	Meas.
Reference Voltage	V	1.210	0.6177	0.67	1.09	0.767	0.047	1.196	1.000	1.157
ADC/DAC Resolution	bit	N/A	N/A	N/A	N/A	N/A	N/A	14	16	16
Untrimmed Accuracy	mV	66	N/A	21	5	N/A	1.5	1.7	1.4	N/A
Std. Dev.	(%)	(5.5%)		(3.1%)	(0.5%)		(3.2%)	(0.14%)	(0.14%)	
Temp. Range	$^{\circ}\text{C}$	-40/+125	-15/150	0/80	-40/+120	-40/+120	-40/+110	-40/+140	-40/+140	-10/100
Nominal Temp. Coeff.	ppm/ $^{\circ}\text{C}$	30	3.9	10	147	4.5	30	22	7	16
Untrimm. TC, Avg.	ppm/ $^{\circ}\text{C}$	33	15.5	N/A	N/A	5	33	22.7	8.7	N/A
Untrimm. TC, Std. Dev.	ppm/ $^{\circ}\text{C}$ (%)	33 (100%)	7.4 (45%)	N/A	N/A	1.5 (25%)	33 (100%)	1.7 (8%)	1.7 (19%)	N/A
Silicon Area	$\text{mm}^2$	0.0121	0.1019	0.045	0.030	0.036	0.0036	0.0006 <sup>†a</sup> 0.0007 <sup>†b</sup> 1.02 <sup>†c</sup>	0.0006 <sup>†a</sup> 0.0007 <sup>†b</sup> 1.02 <sup>†c</sup>	N/A
Line Regulation	%/V	0.05	0.039	0.27	1.5	0.1	1	0.08	0.02	0.15
Min. Supply Voltage	V	1.62	1.7	0.9	1.2	1.2	0.85	0.9	0.9	2.4 <sup>‡</sup>
Power Cons.	$\mu\text{W}$	32	95	0.055	0.1	43	30	20 · $\delta^{\ddagger a}$ 0.12 <sup>‡b</sup>	20 · $\delta^{\ddagger a}$ 0.12 <sup>‡b</sup>	120 · $\delta^{\ddagger c}$

<sup>‡</sup> Kuijk BGR standard cell in a 0.18 $\mu\text{m}$  CMOS technology. <sup>‡</sup> Limited by the characteristics of the ADuC7061 microcontroller.

<sup>†</sup> Silicon area: a) phys. standard + S/H (PSH); b) PSH plus the area of the ADC [22] (0.49 $\text{mm}^2$ ) and of the DAC [23] (0.53 $\text{mm}^2$ ) scaled by  $\delta = 10^{-4}$ , evaluated as in (19) for  $T_{\text{REFR}} = 1\text{s}$  and  $T_{\text{PVT}} = 100\mu\text{s}$  (estimate based on [22]-[23]); c) PSH plus the total area of the ADC [22] and of the DAC [23].

<sup>‡</sup> Power consumption: a) phys. standard + S/H (PSH), as a function of  $\delta$ ; b) PSH plus the power absorbed by the ADC in [22] (140 $\mu\text{W}$ ) and by the DAC in [23] (1.1mW) and considering  $\delta = 10^{-4}$ , c) PSH + ADuC7061 ADC and DAC, as a function of  $\delta$  (estimated from the datasheet).

Second-order curvature is not present even though it has not been compensated by the VKB procedure. It is worth noting that the power supply voltage of the MCU, used as a pseudo-reference, undergoes a change of more than 25mV (1%) during this test, as shown in Fig.12. In the same figure it can be observed how the variations of the pseudo-reference are countered by opposite changes in the (digital) virtual reference so that to obtain the overall drift in Fig.11, in accordance with the theory in Section III.

From the bottom plot of Fig.11, a line regulation of 0.15%/V can be observed. Such performance is likely to be limited by the power supply rejection of the ADC in the ADuC7061, which is 55dB from the datasheets [30]. Finally, the measured root-mean-square (r.m.s.) noise of the reference voltage, evaluated taking the r.m.s. value of the D/A-converted virtual reference sampled after each iteration of the PVT compensation procedure, is about 35 $\mu\text{V}$  r.m.s. and corresponds to about 1 LSB of the ADC and of the DAC in the prototype.

## VII. COMPARISON AND DISCUSSION

The digital virtual voltage references introduced in this paper are compared in terms of performance with state-of-the-art analog references proposed in recent literature in Tab.I. The results of such a comparison are discussed in what follows.

### A. Thermal Drift and Line Regulation

From the results in Tab.I, the proposed VKB and GVR references achieve a low thermal drift and a good line regulation, comparable with state-of-the-art analog references. For the GVR, in particular, the improvement in thermal drift achieved by signal processing techniques not suitable to be implemented in analog form, as discussed in Section V, can be appreciated.

### B. Technology-related issues

The digital voltage references proposed in this paper can be operated from a power supply voltage as low as the minimum required by the digital core and by the physical standard (0.9V for the VKB and GVR, operation at lower supply can be achieved using MOS transistors in the subthreshold region [14]) and low voltage operation is not traded-off with accuracy. In particular, it can be observed that the digital references in Tab.I show a better untrimmed accuracy and a reduced spread of the untrimmed thermal drift in comparison with most analog implementations. This can be ascribed to the fact that the untrimmed performance of a digital reference is only limited by the variability of the physical standard in itself and/or by the ADC and DAC resolution and is not affected by the intrinsic limitations of analog signal processing, which are particularly severe in nano-scale technologies. Furthermore, circuit trimming, which could be still necessary to compensate process-related spreads of the physical standard, can be replaced by software calibration with a significant reduction in costs. The above features make digital references well-suited to aggressively scaled digital CMOS technologies.

Finally, even though the whole system in Fig.3 is much more complex than a stand-alone analog reference and the total area occupancy, considering the ADC in [22] and the DAC in [23] is about 1 $\text{mm}^2$ , the extra area needed to implement the digital references in a SoC including an ADC and a DAC, is limited to the area of the physical standard and of the S/H, which is only 600 $\mu\text{m}^2$  in 180nm CMOS. Moreover, weighting the ADC and DAC area by the activity factor  $\delta$  defined in (19), which can be conservatively estimated as  $10^{-4}$  for the referenced ADC and DAC, their weighted area occupancy is only of 100  $\mu\text{m}^2$ .

### C. Power Consumption and Start-up Issues

The power consumption  $P$  of a digital reference can be expressed in terms of the activity factor  $\delta$  in (19) and of the average power  $P_{PVT}$ , absorbed when the PVT compensation procedure is executed, as  $P = \delta \cdot P_{PVT}$ . Being  $P_{PVT}$ , in the milliwatt range (1.2mW for the VKB and GVR in Tab.I, including the ADC in [22] and the DAC in [23]), the actual power consumption of a digital reference can be as low as a few hundred nanowatts (120nW for the VKB and GVR in Tab.I) thanks to the scaling factor  $\delta$ . It is worth noting that such low power consumption is achieved during normal operation and not switching off the reference when not in use.

Moreover, a start-up circuit is not required for a digital reference, provided that a roughly pre-regulated power supply voltage with a modest accuracy (of the order of  $\pm 10\%$ ), sufficient just to safely operate the digital system, is provided at power up, before the virtual reference is evaluated for the first time. After the virtual voltage reference is available, it could be also exploited for power supply management, e.g. as a reference for integrated linear and/or switching-mode voltage regulators in a SoC.

## VIII. CONCLUSION

A novel virtual voltage reference concept has been introduced and generalized in this paper to design mostly digital, PVT-independent voltage reference circuits suitable to replace analog references in present day, very low voltage, aggressively scaled integrated systems. The performance of digital voltage references based on the novel concept have been tested by simulations and experiments carried out on a microcontroller-based prototype and have been compared with state-of-the-art analog voltage references proposed in recent literature. On the basis of these results, the effectiveness and the potential of the proposed concept as a fully digital, new approach in integrated reference circuit design, is highlighted.

## REFERENCES

- [1] R. Widlar, "New developments in IC voltage regulators," IEEE Journ. of Solid-State Circ., Vol. SC-6, pp. 2-7, Feb. 1971.
- [2] K. E. Kuijk, "A precision reference voltage source," IEEE Journ. of Solid-State Circ., vol.8, no.3, pp.222,226, June 1973.
- [3] Bang-Sup Song; P. R. Gray, "A precision curvature-compensated CMOS bandgap reference," IEEE Journ. of Solid-State Circ., vol.18, no.6, pp.634,643, Dec. 1983.
- [4] Tsvividis, Y., "Accurate analysis of temperature effects in  $I_C - V_{BE}$  characteristics with application to bandgap reference sources," IEEE Journ. of Solid-State Circ., vol.15, no.6, pp.1076,1084, Dec. 1980.
- [5] K. N. Leung; P. K. T. Mok, C. Y. Leung, "A 2-V 23-A 5.3-ppm/ $^{\circ}$ C curvature-compensated CMOS bandgap voltage reference," IEEE Journ. of Solid-State Circ., vol.38, no.3, pp.561,564, Mar 2003.
- [6] C. M. Andreou, S. Koudounas, and J. Georgiou, "A novel wide-temperature-range, 3.9ppm/ $^{\circ}$ C CMOS bandgap reference circuit," IEEE J. Solid-State Circ., vol. 47, no. 2, pp. 574-581, Jan. 2012.
- [7] F. Fiori; P. S. Crovetto, "A new compact temperature-compensated CMOS current reference," IEEE Trans. on Circ. and Syst. II: Expr. Briefs, vol.52, no.11, pp.724,728, Nov. 2005.
- [8] K. N. Leung; P. K. T. Mok, "A sub-1-V 15-ppm/ $^{\circ}$ C CMOS bandgap voltage reference without requiring low threshold voltage device," IEEE Journ. of Solid-State Circ., vol.37, no.4, pp.526,530, Apr 2002.
- [9] G. De Vita, G. Iannaccone, "A Sub-1-V, 10 ppm/ $^{\circ}$ C, Nanopower Voltage Reference Generator, IEEE Journ. of Solid-State Circ., vol. 42, no. 7, pp. 1536 - 1542, July 2007.
- [10] Y. Osaki, T. Hirose, N. Kuroki, M. Numa, "1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs, IEEE Journ. Solid-State Circ., vol. 48, no. 6, pp. 1530 -1538, June 2013.
- [11] Bill Ma; Fengqi Yu, "A Novel 1.2V 4.5-ppm/ $^{\circ}$ C Curvature-Compensated CMOS Bandgap Reference," IEEE Trans. Circ. and Syst. I: on Reg. Papers, , vol.61, no.4, pp.1026,1035, Apr. 2014.
- [12] P. S. Crovetto and F. Fiori, "Compact, very low voltage, temperature independent reference circuit, Circ., Dev. Syst., IET, vol. 1, no. 1, pp. 6371, Feb. 2007.
- [13] Chun-Yu Hsieh; Hong-Wei Huang; Ke-Horng Chen, "A 1-V, 16.9 ppm/ $^{\circ}$ C, 250 nA Switched-Capacitor CMOS Voltage Reference," IEEE Trans. on VLSI Systems, vol.19, no.4, pp.659,667, Apr. 2011.
- [14] B. Yang, "250-mV Supply Subthreshold CMOS Voltage Reference Using a Low-Voltage Comparator and a Charge-Pump," IEEE Trans. on Circ. and Syst. II: Expr. Briefs, vol.61, no.11, pp.850,854, Nov. 2014.
- [15] Ze-kun Zhou, Yue Shi et al. "A 1.6V - 25 $\mu$ A 5-ppm/ $^{\circ}$ C Curvature-Compensated Bandgap Reference," IEEE Trans. on Circ. and Syst. I, Reg. Papers, vol.59, no.4, pp.677,684, Apr. 2012.
- [16] Ze-kun Zhou, Pei-Sheng Zhu et al., "A CMOS Voltage Reference Based on Mutual Compensation of  $V_{tn}$  and  $V_{tp}$ ," IEEE Trans. on Circ. and Syst. II: Expr. Briefs, vol.59, no.6, pp.341,345, June 2012.
- [17] International Roadmap for Semiconductors, 2013 ed., www.itrs.net
- [18] G. Taylor, I. Galton, "A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB," IEEE Journ. of Solid-State Circ., vol.48, no.4, pp.983,995, Apr. 2013.
- [19] P. S. Crovetto, "A Digital-Based Analog Differential Circuit," IEEE Trans. on Circ. and Syst. I, Reg. Papers, vol.60, no.12, pp.3107,3116, Dec. 2013.
- [20] X. Zhang, D. Brooks, G. Wei "A 20uW 10MHz Relaxation Oscillator with Adaptive Bias and Fast Self-Calibration in 40nm CMOS for Micro-Aerial Robotics Application", IEEE Asian Solid-State Circuits Conference (ASSCC), Nov. 2013, Singapore.
- [21] A. Becker-Gomez, A. F. Mondragon-Torres et al. "A digital bandgap reference," 56th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, pp.213,216, 4-7 Aug. 2013.
- [22] Pena-Perez, A.; Bonizzoni, E.; Maloberti, F., "A 88-dB DR, 84-dB SNDR Very Low-Power Single Op-Amp Third-Order  $\Sigma\Delta$  Modulator," IEEE Journ. of Solid-State Circ., vol.47, no.9, pp.2107,2118, Sept. 2012.
- [23] Khiem Nguyen; A. Bandyopadhyay, et al "A 108 dB SNR, 1.1 mW Oversampling Audio DAC With A Three-level DEM Technique," IEEE Journ. of Solid-State Circ., vol.43, no.12, pp.2592,2600, Dec. 2008
- [24] M. O'Halloran, R. Sarpeshkar, "A 10-nW 12-bit accurate analog storage cell with 10-aA leakage," IEEE Jour. of Solid-State Circ., vol.39, no.11, pp.1985,1996, Nov. 2004
- [25] F. Maloberti, *Data Converters*, Springer, Berlin, 2007.
- [26] N. Saputra, M. A. Pertjjs, K. A. Makinwa, J. H. Huijsing, "12-bit accurate voltage-sensing ADC with curvature-corrected dynamic reference," IET Electr. Lett., vol.46, no.6, pp.397,398, Mar. 18 2010.
- [27] Xuan Zhang; Bojong Ni et al., "Improving Absolute Accuracy of Integrated Resistors With Device Diversification," IEEE Trans. on Circ. and Syst. II: Expr. Briefs, vol.59, no.6, pp.346,350, June 2012.
- [28] Crovetto, P.S., "Acquisition front-end immune to EMI," IET Electr. Lett., vol.48, no.18, pp.1114,1115, Aug. 2012.
- [29] Gray, R.M.; Stockham, T.G., Jr., "Dithered quantizers," IEEE Trans. on Inform. Theory, , vol.39, no.3, pp.805,812, May 1993.
- [30] ADuC7060/ADuC7061: Low Power, Precision Analog Microcontroller Datasheet (Rev. E), Analog Devices, 2014.



**Paolo S. Crovetto** (S'00, M'03) was born in Torino, Italy, in 1976. He received the Laurea (summa cum laude) and Ph.D. degrees in Electronic Engineering from the Politecnico di Torino in 2000 and 2003, respectively. Currently he is with the Department of Electronics and Telecommunications (DET) of the Politecnico di Torino, Italy, where he works as an Assistant Professor of Electronics. His main research interests are in the fields of analog integrated circuits, nonlinear circuits, IC-level EMC. His recent research activities are focused on the development of fully digital implementations of analog functions and on the application of MIMO signal processing and RF techniques in EMC. He is co-author of more than 40 papers appearing in journals and international conference proceedings.