

On the Susceptibility to Switching Noise of Operational Amplifiers

Original

On the Susceptibility to Switching Noise of Operational Amplifiers / Serra, J., Fiori, F.. - STAMPA. - (2026), pp. 1-6.
(International Symposium on Electromagnetic Compatibility (EMC Europe 2026) Praga (Cze) 31 August - 4 September 2026).

Availability:

This version is available at: 11583/3012565 since: 2026-07-01T07:53:01Z

Publisher:

IEEE

Published

DOI:

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2026 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

On the Susceptibility to Switching Noise of Operational Amplifiers

Jacopo Serra

Electronics and Telecommunications Dpt. (DET)

Politecnico di Torino

Torino, Italy

jacopo.serra@polito.it

Franco Fiori

Electronics and Telecommunications Dpt. (DET)

Politecnico di Torino

Torino, Italy

franco.fiori@polito.it

Abstract—This paper investigates the susceptibility of operational amplifiers (OpAmps) to switching noise generated by the commutation of output transistors in power ASICs. Such a switching noise couples to the analog control circuitry through the shared substrate and package parasitic elements. While primarily present at high frequencies, the switching noise is down converted within the analog channel bandwidth by the demodulation carried out by the OpAmp input stage. To better analyze this problem, a reference system comprising of a buck converter and a feedback OpAmp integrated in the same silicon die is considered. The disturbance at the OpAmp input is first evaluated through time-domain simulations and then analyzed in the frequency domain to gain further insight. The resulting noise is then applied to the inputs of three commercial OpAmps with different technologies, architectures, and electrical parameters through a Direct Power Injection (DPI) setup to compare their immunity.

Index Terms—Susceptibility, electromagnetic interference, switching noise, operational amplifiers, power ASIC, ICs

I. INTRODUCTION

The last decades advances in power ASICs, driven by higher functionality, faster switching, and greater power density, have elevated intra-system compatibility challenges to a new level [1]. However, the trend toward integrating analog, digital, and power devices on the same silicon die has outpaced the development of systematic design methodologies addressing intra-system compatibility, which are still largely based on empirical approaches [2].

A representative case is a power ASIC such as the one shown in Fig. 1, where the switching leg of a buck converter, implemented with high-voltage transistors, is integrated together with the analog circuitry required for its proper operation. Ideally, the power and control sections of the IC should be isolated, however, in practice they are coupled through the shared substrate [3], [4]. As a consequence, the activity of the high-voltage transistors generates switching noise through the parasitic bipolar structures of the substrate, interfering with the operation of the sensitive analog circuitry. This issue becomes even more critical when considering that switching noise not only corrupts the nominal signals at high frequencies but is also demodulated by the input stages of the operational amplifiers that form the analog front-end [5], [6], [7]. As a result, out-of-band RFI is translated into the signal bandwidth, directly affecting the analog channel.




Fig. 1: Block diagram of a power ASIC.

These observations have driven the research on the susceptibility of OpAmps to radio-frequency interference (RFI), resulting in several techniques aimed at improving their immunity [8], [9], [10]. Nevertheless, most of these studies consider only continuous-wave (CW) excitation, thereby assuming that immunity to sinusoidal interference implies immunity to non-sinusoidal disturbances. Consistently, international standards such as IEC 62132 define EMI immunity tests exclusively based on sinusoidal signals [11].

To assess this implicit assumption, this work investigates the susceptibility of operational amplifiers such as those used as analog front-end to switching-noise-based interference. The RF interference is obtained from the time-domain analysis of a realistic power ASIC, such as the one shown in Fig. 1. The resulting interference is then applied to different commercial OpAmps in the Direct Power Injection (DPI) test, in accordance with the IEC-62132-4.

The remainder of this paper is organized as follows. Section II investigates substrate coupling in power ASICs and presents a simplified model, which is validated through time-domain analyses, to characterize the switching noise waveform. Section III describes the DPI test setup and reports the experimental results. Finally, concluding remarks are drawn in Section IV.




Fig. 2: Cross-section of a CMOS isolated process showing an LDMOS in the power section and low-voltage devices in the analog section.




Fig. 3: Equivalent circuit used to study the propagation of the switching noise through the substrate.

II. SUBSTRATE COUPLING DRIVEN INTERFERENCE

The disturbances considered in this study arise from the cross-coupling between the different sections of an ASIC. Indeed, the sections of the IC are ideally isolated but in practice, they are coupled by the substrate they share.

The ASIC considered in this study is an integrated buck converter, in which the switching leg acts as the aggressor while, a feedback OpAmp in the control loop represents the victim. Under nominal conditions, the DC-DC converter operates at $f_{SW} = 10$ MHz and generates a regulated output voltage (V_{out}) from a 5 V supply. Both the converter switching leg and the feedback OpAmp are implemented in a HV 350 nm CMOS technology, with the passive components assumed to be off-chip. The switching leg employs lateral diffused MOS (LDMOS) transistors, whereas conventional low-voltage devices are used in the OpAmp design. A simplified cross-section of an LDMOS in the power section, together with representative NMOS and PMOS devices from the N- and P-

wells of the OpAmp, is shown in Fig. 2. In the switching leg, both the high-side (HS) and low-side (LS) transistors are implemented as arrays of unit devices. The drains of the LS transistors are diffused into the N-well and therefore form a reverse-biased pn junction with the substrate. As a result, switching activity injects currents into the substrate through the associated junction capacitances ($C_{P,S}$). Such a switching noise propagates through the substrate and contact resistances, affecting the analog ground of sensitive analog circuits.

A rough model of the substrate coupling between the switching node voltage (v_{SW}) and the analog ground voltage ($v_{ss,ana}$) is shown in Fig. 3. Under worst-case conditions, the substrate is assumed to be equipotential. The substrate-coupling network is modeled as a star connection including the parasitic junction capacitance between the power section and the substrate $C_{P,S}$, the capacitance associated with the PN junction between the analog N-well and the substrate ($C_{A,S}$) and the contact resistance R_{cnt} . In addition, the circuit of Fig. 3 includes a simple model of the package lead frame, the equivalent capacitance of the input pin ESD protection toward the substrate, and both the off-chip and on-chip decoupling capacitor (C_{DA} and C_A , respectively).

The switching noise generated by the DC/DC converter and coupled through the substrate appears at the OpAmp input, effectively superimposed on the nominal input signal v_{IN} . In the following frequency-domain analysis, uppercase symbols denote the Fourier-domain counterparts of the corresponding time-domain voltages. Based on the equivalent circuit, the transfer function between the switching voltage and the analog ground voltage can be derived by applying the Extra Element Theorem to the capacitance C_{ESD} [12], as

$$\frac{V_{SS,ANA}}{V_{SW}} = H_{wo,ESD} \frac{1 + j\omega C_{ESD} Z_N}{1 + j\omega C_{ESD} Z_D}, \quad (1)$$




Fig. 4: Magnitude of the transfer function $V_{SS,ANA}/V_{SW}$.

where $H_{wo,ESD}$ is the transfer function of the network without C_{ESD} . Z_D and Z_N represent the driving-point impedance and the impedance under the null double injection (NDI) condition, respectively.

Defining,

$$\begin{aligned} Z_{PA} &= j\omega L_P + R_P + \frac{1}{j\omega C_{DA}} \\ Z_{PB} &= j\omega L_P + R_P \\ Z_{CA} &= \frac{1}{j\omega C_A}, \quad Z_{CAS} = \frac{1}{j\omega C_{A,S}}, \quad Z_{CPS} = \frac{1}{j\omega C_{P,S}} \end{aligned} \quad (2)$$

and referring to the triangle-star transformation,

$$\begin{aligned} Z_A &= \frac{\Sigma}{Z_{CA}}, \quad Z_B = \frac{\Sigma}{Z_{CAS}}, \quad Z_C = \frac{\Sigma}{Z_{PA}} \\ \Sigma &= Z_{CAS}Z_{PA} + Z_{PA}Z_{CA} + Z_{CA}Z_{CAS} \end{aligned} \quad (3)$$

the transfer function $H_{wo,ESD}$ can be expressed as

$$H_{wo,ESD} = \frac{Z_F || Z_A}{Z_F || Z_A + Z_C || Z_{P,S}} \frac{Z_B || Z_{PB}}{Z_B || Z_{PB} + Z_C || R_{cnt}}, \quad (4)$$

where

$$Z_F = Z_B || Z_{PB} + Z_C || R_{cnt}. \quad (5)$$

Furthermore, based on these definitions,

$$Z_D = j\omega L_P + \frac{Z_{CPS} \cdot Z_F || Z_A}{Z_{CPS} + Z_F || Z_A}, \quad (6)$$

while the impedance in NDI condition is

$$Z_N = j\omega L_P (Z_C || R_{cnt}) \frac{Z_{PB} + Z_B}{Z_{PB} Z_B}. \quad (7)$$

The magnitude of the transfer function $V_{SS,ANA}/V_{SW}$, evaluated using the parameters listed in Tab. I, is shown by the black continuous line in Fig. 4. In the frequency range 10 MHz - 1 GHz, the substrate exhibits a high-pass behavior. This behavior can be reproduced by a second-order RLC filter

$$H = \frac{(j\omega)^2 L_P C_{P,S}}{1 + j\omega R_{cnt} C_{P,S} + (j\omega)^2 L_P C_{P,S}}, \quad (8)$$




Fig. 5: Time domain analysis results. Switching-node voltage (v_{sw}) and induced analog ground disturbance ($v_{ss,ana}$).

TABLE I: CIRCUIT PARAMETERS

Parameter	Value	Parameter	Value
L_{Pi}	2.5 nH	$C_{A,S}$	2 pF
R_{Pi}	100 mΩ	R_{cnt}	10 Ω
C_{DA}	100 nF	$C_{P,S}$	120 pF
C_A	5 pF	C_{ESD}	0.700 pF
C_f	5 nF	L_f	5 μF

whose response is shown as the red dashed line in Fig. 4. The figure highlights the dominant role of L_P and $C_{P,S}$ in the substrate coupling.

The noise induced on the analog ground ($v_{ss,ana}$) by the chopping of the converter input voltage (V_{PWR}) was evaluated via a time-domain analysis of the circuit in Fig. 3. The results were then compared with those obtained by applying the transfer function in (1) to a trapezoidal waveform with




Fig. 6: Triangular approximation of the analog ground disturbance ($v_{ss,ana}$).

TABLE II: OpAmps Parameters

	Bipolar	CMOS	CMOS Chopper
A_d	100 dB	91 dB	135 dB
SR	0.6 V/ μ s	4.5 V/ μ s	0.19 V/ μ s
GBW	1.1 MHz	8 MHz	400 kHz
CMRR	85 dB	82 dB	136 dB
V_{off}	1 mV	0.1 mV	1 μ V
f_{SW}	-	-	400 kHz




Fig. 7: DPI test bench used to assess the susceptibility to switching-noise interference.

amplitude $A = 5$ V, rise/fall time $t_r = 1.5$ ns, and 50% duty cycle. The resulting analog-ground voltages are plotted in Fig. 5 as the black continuous line and the red dashed line, respectively. Analysis of the analog ground voltage shows that every transition of v_{SW} produces a bipolar spike at both the rising and falling edges. Each spike has a duration of a few nanoseconds, an amplitude of several hundred millivolts, and repeats at the switching frequency f_{SW} .

To facilitate the experimental generation of the switching noise disturbance, each bipolar spike is approximated by a piecewise linear (PWL) waveform. In this approximation, each spike is represented by two consecutive triangular pulses with equal rise/fall time (t_r) and amplitude (A). The amplitude is chosen to preserve the spike energy, while the rise time is the same as v_{SW} . Mathematically, the waveform is expressed as

$$y(t) = \begin{cases} \frac{A}{t_r}t, & 0 \leq t \leq t_r, \\ \frac{A}{t_r}(2t_r - t), & t_r \leq t \leq 2t_r. \end{cases} \quad (9)$$

The resulting approximation with amplitude $A = 0.6$ V and $t_r = 1.25$ ns is compared with $v_{ss,ana}$ in Fig. 6. The injected power delivered to a reference resistance $R = 50 \Omega$ is

$$P_{in} = \frac{1}{T} \int_0^T \frac{v_{ss,ana}^2}{R} dt, \quad (10)$$




Fig. 8: DPI test procedure flow chart.

where $T = 1/f_{SW}$ is the switching period. The same noise waveform, hereinafter referred to as triangular interference, will be used in the following DPI experiments with different repetition frequencies and injected power levels, as defined in (10), to assess the susceptibility of selected commercial OpAmps.




Fig. 9: Immunity levels for the bipolar OpAmp with the CW RFI (black crosses) and the triangular interference (red circles). Green circles indicate the frequencies at which no failure is observed.




Fig. 10: Immunity levels of the CMOS OpAmp with the CW RFI (black crosses) and the triangular interference (red circles). Green circles indicate the frequencies at which no failure is observed.




Fig. 11: Immunity levels of the chopper OpAmp with the CW RFI (black crosses) and the triangular interference (red circles). Green circles indicate the frequencies at which no failure is observed.

III. EXPERIMENTAL RESULTS

A measurement campaign was carried out to assess the susceptibility to EMI of three commercial OpAmps, namely a bipolar, a CMOS, and a chopper device, whose main parameters are summarized in Tab. II.

For this purpose, a test board compliant with the IEC 62132 was designed for each Device Under Test (DUT) [11], configured as a voltage follower. Each test board was inserted into the Direct Power Injection (DPI) test bench shown in Fig. 7, which allows an interference signal to be superimposed onto the nominal input pin by means of the decoupling capacitor

C_b . The DUT bias point is instead set by applying the supply voltage (V_{DDA}) and the nominal DC input (V_{IN}) through the bias tee inductors L_b . The voltage follower output is monitored using a DC voltmeter, from which the DUT response to the injected interference is evaluated. Finally, a wide band arbitrary waveform generator (AWG) was employed as the RF source [13], enabling the generation of both sinusoidal and non-sinusoidal disturbances.

In conventional DPI tests, the injected interference is typically a continuous-wave (CW) or amplitude-modulated (AM) RF signal, which induces a DC output offset due to demodulation in the OpAmp input stage. The choice of sinusoidal interference signals implicitly assumes that a DUT immune to such disturbances, substantially different from those experienced in real operating conditions, is also immune to non-sinusoidal disturbances having the same power and frequency.

Figure 8 outlines the DPI test procedure adopted in this work, which is independent of the interference profile. For each test frequency, the nominal DUT output voltage is first recorded. The RF source is then enabled and, after a dwell time of one second, the output voltage is re-acquired to evaluate the interference-induced offset. The interference power is subsequently increased in 1 dB steps until the susceptibility criterion, defined as a 5 mV DC output offset, is reached.

The results for the bipolar, CMOS, and the chopper OpAmps are shown in Figs. 9-11. Black crosses indicate the immunity levels obtained with CW signals, while red circles represent the response to the triangular-based waveform. Green circles markers indicate the frequencies at which the maximum output range of the AWG is reached before a failure occurs. No results are reported above 100 MHz because, above that frequency subsequent pulses would overlap. Overall, the results indicate that the OpAmps exhibit higher susceptibility to CW signals compared to the triangular waveform. The susceptibility of the chopper OpAmp, whose immunity results are reported in Fig. 11, is comparable for both types of interference above 20 MHz.

IV. CONCLUSION

This work investigated the susceptibility of commercial OpAmps to realistic switching noise, such as that generated by power transistors in power ASICs and coupled through the substrate to sensitive analog circuitry. The interference was first evaluated through time-domain analysis and then analyzed in the frequency domain to gain theoretical insight. The resulting triangular-based interference was applied to assess the immunity of three commercial OpAmps featuring different technologies, architectures, and device parameters. Measurement results show that the three OpAmps are less susceptible to switching-noise interference than to CW interference. These findings suggest that conventional CW-based DPI tests may lead to conservative susceptibility estimates when realistic switching-noise waveforms are considered.

REFERENCES

- [1] B. Murari, *Smart power ICs: technologies and applications*. Springer Science & Business Media, 2002, vol. 6.

- [2] V. Tomasevic, A. Boyer, S. Bendhia, A. Steinmair, B. Weiss, E. Seebacher, and P. Rust, "Coupling study in smart power mixed ICs with a dedicated on-chip sensor," in *2015 IEEE International Symposium on Electromagnetic Compatibility (EMC)*, Aug. 2015, pp. 628–633.
- [3] J. Fan and T. Harrison, "Substrate switching noise analysis and layout/circuit considerations in monolithic power converters," in *2012 IEEE Energy Conversion Congress and Exposition (ECCE)*, Sep. 2012, pp. 2610–2615.
- [4] V. Binet, Y. Savaria, M. Meunier, and Y. Gagnon, "Modeling the Substrate Noise Injected by a DC-DC Converter," in *2007 IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2007, pp. 309–312.
- [5] G. Masetti, S. Graffi, D. Golzio, and Z. Kovács-V, "Failures induced on analog integrated circuits by conveyed electromagnetic interferences: A review," *Microelectronics Reliability*, vol. 36, no. 7, pp. 955–972, 1996, reliability Physics of Advanced Electron Devices. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/002627149600025X>
- [6] F. Fiori, "EMI-Induced Distortion of Baseband Signals in Current Feedback Instrumentation Amplifiers," *IEEE Transactions on Electromagnetic Compatibility*, vol. 60, no. 3, pp. 605–612, Jun. 2018.
- [7] —, "On the Susceptibility of Chopper Operational Amplifiers to EMI," *IEEE Transactions on Electromagnetic Compatibility*, vol. 58, no. 4, pp. 1000–1006, Aug. 2016.
- [8] J.-M. Redouté and A. Richelli, "A methodological approach to EMI resistant analog integrated circuit design," *IEEE Electromagnetic Compatibility Magazine*, vol. 4, no. 2, pp. 92–100, 2015.
- [9] A. Richelli, S. Kennedy, and J.-M. Redouté, "An EMI-Resistant Common-Mode Cancellation Differential Input Stage in UMC 180 nm CMOS," *IEEE Transactions on Electromagnetic Compatibility*, vol. 59, no. 6, pp. 2049–2051, Dec. 2017.
- [10] F. Fiori, "Design of an Operational Amplifier Input Stage Immune to EMI," *IEEE Transactions on Electromagnetic Compatibility*, vol. 49, no. 4, pp. 834–839, Nov. 2007.
- [11] *Integrated circuits - Measurement of electromagnetic immunity, 150 kHz to 1 GHz - Part 1: General conditions and definitions*, Standard 62 132, Feb. 2006.
- [12] R. Middlebrook, "Null double injection and the extra element theorem," *IEEE Transactions on Education*, vol. 32, no. 3, pp. 167–180, Aug. 1989.
- [13] Keysight Technologies, *M8190A Arbitrary Waveform Generator – User's Guide*, <https://www.keysight.com/us/en/assets/9018-03651/user-manuals/9018-03651.pdf>, Apr. 2024, publication number M8190-91030. [Online]. Available: <https://www.keysight.com/us/en/assets/9018-03651/user-manuals/9018-03651.pdf>