

TCAD-Assisted Progress on the Cisco Platform Toward Low-Bias 200 Gbit/s vertical-pin Ge- on-Si Waveguide Photodetectors

*Original*

TCAD-Assisted Progress on the Cisco Platform Toward Low-Bias 200 Gbit/s vertical-pin Ge- on-Si Waveguide Photodetectors / Alasio, Matteo; Vallone, Marco; Tibaldi, Alberto; Namnabat, Soha; Adams, Donald; Gothoskar, Prakash; Forghieri, Fabrizio; Masini, Gianlorenzo; Bertazzi, Francesco; Ghione, Giovanni; Gioannini, Mariangela; Goano, Michele.  
- In: JOURNAL OF LIGHTWAVE TECHNOLOGY. - ISSN 0733-8724. - STAMPA. - 42:9(2024), pp. 3269-3276.  
[10.1109/jlt.2024.3352437]

*Availability:*

This version is available at: 11583/2987892 since: 2024-04-18T04:56:02Z

*Publisher:*

IEEE

*Published*

DOI:10.1109/jlt.2024.3352437

*Terms of use:*

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

*Publisher copyright*

(Article begins on next page)

# TCAD-Assisted Progress on the Cisco Platform Toward Low-Bias 200 Gbit/s vertical-*pin* Ge-on-Si Waveguide Photodetectors

Matteo G. C. Alasio <sup>1b</sup>, *Member, IEEE*, Marco Vallone <sup>1b</sup>, Alberto Tibaldi <sup>1b</sup>, *Member, IEEE*, Soha Namnabat, Donald Adams, Prakash Gothoskar, Fabrizio Forghieri, Gianlorenzo Masini, Francesco Bertazzi <sup>1b</sup>, Giovanni Ghione <sup>1b</sup>, *Life Fellow, IEEE*, Mariangela Gioannini <sup>1b</sup>, *Senior Member, IEEE*, and Michele Goano <sup>1b</sup>, *Senior Member, IEEE*

**Abstract**—We discuss the characterization and numerical simulation of vertical Ge-on-Si waveguide photodetectors (VPIN WPDs) of the Cisco platform for data communications in the O-band (1.31  $\mu\text{m}$ ), with the goal of optimizing their frequency response while integrating them into low-power systems. In a large set of WPDs belonging to 6 different structural variants, at a standard bias voltage of  $-2\text{ V}$  the best specimens exhibit an intrinsic electro-optic bandwidth of more than 40 GHz, which is reduced to about 10 GHz at zero bias. A comprehensive 3D multiphysics model, validated through the characterization campaign, provides design guidelines towards intrinsic bandwidths not only wider than 60 GHz at  $-2\text{ V}$ , directly suitable for application in 200 Gbit/s systems, but also wider than 40 GHz at zero bias, not including the possible recourse to extrinsic parameter engineering.

**Index Terms**—FDTD, multiphysics simulation, silicon photonics, waveguide photodetectors, VPIN.

## I. INTRODUCTION

THE present drive of silicon photonics (SiPh) platforms [1], [2], [3], [4], [5] towards 200 Gbit/s operation [6], [7],

Manuscript received 19 October 2023; revised 20 December 2023; accepted 6 January 2024. Date of publication 10 January 2024; date of current version 2 May 2024. This work was supported in part by Cisco Systems, Inc., through the Sponsored Research Agreements TOSCA, CONCERTII and STACCATO, and in part by the European Union, through two initiatives of the Italian National Recovery and Resilience Plan (NRRP) of NextGenerationEU: the partnership on Telecommunications of the Future under Grant PE00000001 - Program “RESTART”, and the National Centre for HPC, Big Data and Quantum Computing under Grant CN00000013 - CUP E13C22000990001. *Corresponding author: Matteo G. C. Alasio.*

Matteo G. C. Alasio, Marco Vallone, Giovanni Ghione, and Mariangela Gioannini are with the Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, 10129 Turin, Italy (e-mail: matteo.alasio@polito.it; marco.vallone@polito.it; giovanni.ghione@polito.it; mariangela.gioannini@polito.it).

Alberto Tibaldi, Francesco Bertazzi, and Michele Goano are with the Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino, 10129 Turin, Italy, and also with the Consiglio Nazionale delle Ricerche (CNR), Istituto di Elettronica e di Ingegneria dell’Informazione e delle Telecomunicazioni (IEIIT) c/o Politecnico di Torino, 10129 Torino, Italy (e-mail: alberto.tibaldi@polito.it; francesco.bertazzi@polito.it; michele.goano@polito.it).

Soha Namnabat, Donald Adams, Prakash Gothoskar, Fabrizio Forghieri, and Gianlorenzo Masini are with Cisco Systems, Inc., San Jose, CA 95134 USA (e-mail: snamnaba@cisco.com; doadams@cisco.com; pgothosk@cisco.com; fforghie@cisco.com; masini@cisco.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JLT.2024.3352437>.

Digital Object Identifier 10.1109/JLT.2024.3352437

TABLE I  
RESPONSIVITY AND CUTOFF FREQUENCY OF REPRESENTATIVE VPIN AND LPIN DEVICES

Reference	Structure	Band	$\mathcal{R}$ , A/W	$f_{\text{cutoff}}$ , GHz
[29]	VPIN	C-band	1.09	42.5
[36]	VPIN	C-band	0.80	49.5
[26]	VPIN	C-band	0.95	103
this work, experiments	VPIN	O-band	0.9	39.8
this work, optimized	VPIN	O-band	0.76	64
[15]	LPIN	C-band	0.6	30
[20]	LPIN	C-band	0.3	265
[37]	LPIN	C-band	0.63–0.74	51

[8] is made more challenging by the constraint of limiting the power consumption of the data communication systems [9], [10]. Ge-on-Si waveguide photodetectors (WPDs) are essential components of SiPh platforms, and it is urgent to assess the potential of competing WPD solutions in terms of their performance under low-bias operation. Comprehensive reviews of the state of the art of WPDs are provided, e.g., in [3], [8], [11], [12], [13]; the main figures of merit of a representative set of devices are reported in Table I.

Ge-on-Si *pin* WPDs are based on either vertical (VPIN) or lateral (LPIN) heterojunctions. In the LPIN configuration, the Ge absorption region is located between two highly doped Si regions, *n*- and *p*-type, respectively [14], [15], [16], [17], [18], [19]; in the innovative approach presented in [20], thin FinFET-like LPIN WPDs have been shown to allow bandwidths  $f_{\text{cutoff}}$  in excess of 200 GHz, though at the expense of the responsivity  $\mathcal{R}$ .

For the more immediate future, however, it is important to fully exploit the potential of the widely used VPIN configuration, presently adopted also in the Cisco SiPh platform (see Fig. 1 for an example). VPIN WPDs having bandwidths larger than 50 GHz in the C-band have been already reported [21], [22], [23], [24], [25], [26], where this performance has been achieved mostly thanks to extrinsic parameter engineering, i.e., inductive gain peaking [27], [28], that may enhance the intrinsic frequency response of the WPD by 40% or more.




Fig. 1. Transverse ( $xy$ , top) and longitudinal ( $yz$ , bottom) cross sections of the VPIN WPD structure under study with its most significant geometrical parameters. The Ge absorber is grown on top of the Si substrate; top and lateral metallic contacts are placed on the absorber and on the substrate, respectively. Ge is considered to be intrinsic (green), with the exception of a  $n^+$  layer resulting from ion implantation below the Ge–metal contact (yellow), while Si is heavily  $p$ -doped (blue). A  $40\ \mu\text{m}$ -long tapered waveguide (not shown) injects light into the substrate.

The present study is focused on the O-band, where Ge exhibits higher absorption with respect to the C-band. This results in a larger O-band responsivity, but also makes more challenging to achieve high-speed operation there, chiefly because of the stronger electric field screening caused by photogenerated carriers. Accurately describing this kind of three-dimensional (3D) multiphysics interaction requires a fully coupled analysis of electromagnetic and carrier transport phenomena. To our best knowledge, the intricacy and computational demands of such integrated 3D models have been addressed by only a few research groups so far [29], [30].

Extensive multiphysics simulations combined with experimental characterization of selected WPD variants can offer a deep understanding of the underlying physical processes, critical to develop guidelines for the design and optimization of integrated optical transceivers that fulfill the demand of wide bandwidth and high power efficiency. Building upon our previous work [31], [32], [33], [34], [35], we demonstrate here that a multiphysics simulation framework is able to accurately describe the experimental dynamic behavior of the VPIN WPDs of the Cisco platform over a wide range of reverse voltage down to zero bias, and we use this numerical tool towards two goals: first, we propose an optimized design for a VPIN WPD that could be a promising candidate for a 200 Gbit/s receiver at a standard bias voltage of  $-2\ \text{V}$  even without gain peaking; second, always focusing on the intrinsic electro-optic frequency response, we explore the device performance under low power consumption.

The paper is structured as follows. In Section II we discuss the nominal geometry of the WPD used as a reference structure, the experimental characterization techniques, and the multiphysics modeling approach. Considering the intrinsic electro-optic frequency response as the main figure of merit, the model is validated against experimental data in Section III, and is used in Section IV to identify design guidelines in order to achieve optimal performance. Last, Section V outlines future work and possible developments.

## II. VPIN WPD GEOMETRY, CHARACTERISATION AND MODELING

We describe first the VPIN geometry taken as reference (Section II-A) and a set of its variants (Section II-B) whose properties will be studied in Section III. Then, we present our experimental setup and characterization techniques (Section II-C). Finally, we introduce the multiphysics CAD environment (Section II-D) whose validation and results will be discussed in next two Sections.

### A. Nominal Geometry and Technology

All the VPIN WPDs considered in the present work consist of a Si substrate on which a Ge absorber having length  $L_{\text{Ge}}$ , width  $W_{\text{Ge}}$  and thickness  $H_{\text{Ge}}$  is grown at low temperature [38]. Fig. 1 provides transverse ( $xy$ ) and longitudinal ( $yz$ ) cross sections of the device, where the input optical signal propagates along  $z$ , highlighting the key dimensions and materials. Given the mismatch between the lattice constants of Ge and Si, the growth technique results in a thin defective layer at the Si–Ge interface. Above this layer, Ge can be considered as bulk. Since the defective layer thickness is small with respect to the total Ge thickness, the non-ideal Si–Ge interface can be treated according to [32]. On top of and next to the absorber are metal contacts that reach Ge and Si, respectively. High dopant concentrations are present both in the substrate and at the metal–Ge contact, but most of the Ge absorber remains intrinsic. The  $n^+$  layer in Ge is the result of an ion implantation process, determining a donor density  $1 \times 10^{19}\ \text{cm}^{-3}$  in a region about  $50\ \text{nm}$  thick. The acceptor density in silicon decreases from  $1 \times 10^{20}\ \text{cm}^{-3}$  at the metal contacts to  $1 \times 10^{19}\ \text{cm}^{-3}$  under the Ge layer. This vertical configuration allows for a large contact area between Si and Ge. The absorber thickness  $H_{\text{Ge}}$  plays a critical role in determining the transit time of the photogenerated carriers in the absorber [39], and therefore the frequency response of the detector. Compared to the lateral configuration, this arrangement makes the device speed generally less sensitive to other figures of merit such as the responsivity,<sup>1</sup> so that vertical WPDs are ideal case studies for electro-optic bandwidth optimization (see also the discussion in Section IV).

For the structure taken here as reference, the Ge layer dimensions are  $L_{\text{Ge}} = 15\ \mu\text{m}$ ,  $W_{\text{Ge}} = 4\ \mu\text{m}$ , and  $H_{\text{Ge}} = 0.8\ \mu\text{m}$ ,

<sup>1</sup>Reducing the transit time in a LPIN WPD involves reducing  $W_{\text{Ge}}$ , and the resulting “narrow” absorbers may provide a less efficient coupling with the waveguide than the “wide” absorbers preferred for VPIN WPDs, even if the cross-section area is the same: representative values of  $\mathcal{R}$  in LPIN e VPIN WPDs may be compared in Table I.

TABLE II

GEOMETRICAL PARAMETERS OF THE DEVICES UNDER STUDY (SEE FIG. 1). DEVICE 2 CORRESPONDS TO THE NOMINAL GEOMETRY (REFERENCE). FOR ALL DEVICES,  $L_{\text{Ge}} = 15 \mu\text{m}$  AND  $H_{\text{Ge}} = 0.8 \mu\text{m}$ , EXCEPT FOR DEVICE 6 WHERE  $L_{\text{Ge}} = 18.5 \mu\text{m}$ . THE LAST COLUMN REPORTS THE SIMULATED RESPONSIVITY AT A BIAS VOLTAGE OF  $-3 \text{ V}$  AND INPUT OPTICAL POWER  $200 \mu\text{W}$

Device	$W_{\text{Ge}}$	$W_{\text{doping}}$	$W_{\text{metal}}$	$W_{\text{taper}}$	$\mathcal{R}$
1	$4.0 \mu\text{m}$	$3.5 \mu\text{m}$	$1.5 \mu\text{m}$	$3.0 \mu\text{m}$	$0.84 \text{ A/W}$
2	$4.0 \mu\text{m}$	$3.0 \mu\text{m}$	$1.5 \mu\text{m}$	$2.0 \mu\text{m}$	$0.89 \text{ A/W}$
3	$3.0 \mu\text{m}$	$2.5 \mu\text{m}$	$2.0 \mu\text{m}$	$3.0 \mu\text{m}$	$0.76 \text{ A/W}$
4	$3.0 \mu\text{m}$	$2.0 \mu\text{m}$	$1.5 \mu\text{m}$	$2.0 \mu\text{m}$	$0.79 \text{ A/W}$
5	$1.5 \mu\text{m}$	$1.3 \mu\text{m}$	$1.0 \mu\text{m}$	$1.5 \mu\text{m}$	$0.79 \text{ A/W}$
6	$1.0 \mu\text{m}$	$0.8 \mu\text{m}$	$0.5 \mu\text{m}$	$0.8 \mu\text{m}$	$0.81 \text{ A/W}$

whereas  $W_{\text{doping}} = 3 \mu\text{m}$  is the lateral extension of the  $n^+$  Ge implantation area. The Si layers, Ge implantation region, and metals are centered with respect to the Ge absorber. The cladding material is  $\text{SiO}_2$ , and light is injected into the Si substrate through a  $40 \mu\text{m}$ -long tapered waveguide. The resulting evanescent coupling between Si and Ge distributes light in the absorber more evenly than direct (butt) coupling, reducing the screening effects in the front section of germanium and enhancing the performance at high input optical power, albeit at the cost of a more complex electromagnetic design.

### B. Variants

In addition to the reference structure, we analyzed different variants obtained by changing the absorber and doping implantation widths ( $W_{\text{Ge}}$  and  $W_{\text{doping}}$ , respectively) while keeping constant all the other parameters. Both reference and variants are referred to as Device  $n$ , where the reference is Device 2. In total, we characterized 28 devices belonging to 6 different design variants, thus comparing several nominally identical devices for each variant. A summary of all parameter combinations considered can be found in Table II, where the devices are sorted by  $W_{\text{Ge}}$  and then by  $W_{\text{doping}}$ .

Let us examine Table II. From Device 1 to Device 6, the Ge layer width  $W_{\text{Ge}}$  varies from  $4 \mu\text{m}$  to  $1 \mu\text{m}$ . Device 1 and Device 2 (reference) have the same  $W_{\text{Ge}}$  but a different lateral extent of the highly doped Ge region,  $W_{\text{doping}}$ , and the same can be said for Device 3 and Device 4. Considering Device 5 and Device 6, they have comparable  $W_{\text{doping}}/W_{\text{Ge}}$  ratios but the latter has narrower  $W_{\text{Ge}}$  and  $W_{\text{doping}}$ . For all configurations, the width of the top metallic contact  $W_{\text{metal}}$  and the maximum (final) width of the optical taper  $W_{\text{taper}}$  are also reported.

### C. Characterization

Static current-voltage characteristics  $I(V)$  were measured on all devices under study, to determine the current both in dark ( $I_d$ ) and under the same illumination conditions used in the ensuing radio-frequency (RF) characterization ( $I_p$ ). As a representative example, Fig. 2 reports the static  $I_d(V)$  and  $I_p(V)$  curves for Device 2 (reference); in general, the dark current will not be a concern affecting our investigation of the design guidelines meant to optimize the frequency response.




Fig. 2. Experimental  $I(V)$  characteristics of a sample of Device 2 (reference) in dark (blue line) and under 0 dBm illumination (orange line).

A 50 GHz Keysight Lightwave Component Analyzer (LCA) and a Keysight network analyzer [40] were used for the small-signal RF device characterization, that began with measurements of the S-parameters in dark using the SOL method [41]. This allowed to de-embed the contributions from the measurement pads, shifting the reference plane of the measurement from the pads to the metal contacts of the WPD. After this step, the characterization exploited the LCA to obtain the optical measurements of the S-parameters under monochromatic illumination with wavelength  $\lambda = 1310 \text{ nm}$ . The performance of the waveguide in our system is described by its coupling losses and intrinsic waveguide losses. Coupling losses, indicating the efficiency at which light is transferred from the source to the waveguide, have been estimated between  $-2.7 \text{ dB}$  and  $-2.2 \text{ dB}$ . Waveguide losses, representing the attenuation of light as it propagates through the waveguide, range from  $-0.23 \text{ dB}$  to  $-0.09 \text{ dB}$ .

For each device geometry, measurements were made on four (or in some variants, five) nominally identical samples taken from different regions of the wafer under test, to explore unintentional deviations in the manufacturing process. Measured S-parameter data were normalized with respect to their low-frequency value after Savitzky-Golay filtering [42].<sup>2</sup> Fig. 3 is an example of the electro-optic response on Device 2 (reference). The black curves are the unfiltered experimental values for each of five nominally identical devices at a bias voltage of  $-3 \text{ V}$ , while the dashed blue curve is the result of the multiphysics simulation under the same conditions. A circuit with a resistive load of  $50 \Omega$  is considered in both simulation and measurements, and the electro-optic cutoff frequency  $f_{\text{cutoff}}$  is defined as the frequency where the amplitude of the transfer function is reduced

<sup>2</sup>The data in dB were calculated as  $20 \log_{10}(H/H_{\text{LF}})$ , where  $H$  is the amplitude of the electro-optic frequency response and  $H_{\text{LF}}$  is its low frequency value.




Fig. 3. Simulation (dashed blue curve) and measurements (black curves) of five nominally identical samples of Device 2 (reference), for a bias voltage of  $-3$  V.

by 3 dB vs. the low-frequency value. The measured curves are well reproduced by the simulation, whose  $f_{\text{cutoff}}$  falls midway between the measured curves. A similar agreement is observed for all the device variants reported in Table II.

#### D. Multiphysics Modeling

The three-dimensional (3D) multiphysics model adopted in this investigation [34], [35], [43] is based on two coupled simulation codes: first, the electromagnetic problem is solved with a finite-difference time-domain (FDTD) approach, as implemented in Synopsys RSoft FullWAVE [44]; second, a drift-diffusion model (Synopsys TCAD Sentaurus, [45]) is used to describe the electrical transport problem.

As the input waveguide mode propagates along a tapered waveguide and enters the photodetector, where the Ge absorber converts the light into electron-hole pairs, FDTD allows to compute the spatial distribution of the optical generation rate  $G_{\text{opt}}(x, y, z)$  from the time-averaged divergence of the Poynting vector. As an example, Fig. 4 reports  $G_{\text{opt}}$  in the Ge absorber of Device 2 (reference) for an input optical power  $200 \mu\text{W}$ . Due to the multimode nature of the absorber,  $G_{\text{opt}}$  displays an intricate interference pattern that results in pronounced local variations. It is evident that these 3D features cannot be captured by approximate propagation models, as they are not adequately represented by a simple exponential decay of the generation term along the absorber length.

$G_{\text{opt}}$  enters as a source term in the continuity equations of electrons and holes, which are solved self-consistently with the Poisson equation taking into account Fermi-Dirac statistics and incomplete dopant ionization. The gradual saturation of electron and hole velocities  $v_n, v_p$  for increasing electric field is described according to the Canali model [46], with a saturation velocity in Ge  $v_{\text{sat}} \approx 0.75 \times 10^7$  cm/s. As an example, the velocity of electrons (mostly photogenerated, under an input optical power  $200 \mu\text{W}$ ) is mapped in Fig. 5 for two values of the bias voltage.

As expected, the average velocity rises with increasing reverse bias. However, it's worth noting that, even in this scenario, the velocity displays a complex distribution that can be accurately captured only by a comprehensive 3D model. With the adopted approach, both the steady-state solution of the transport problem at equilibrium and under reverse bias, in dark and under illumination, as well as the small-signal electro-optic frequency response may be determined.

### III. VALIDATION OF THE DESIGN ENVIRONMENT

Voltage scaling is mandatory to reduce both the static and dynamic power consumption in low-power applications. However, reducing the supply voltage may lead to a deterioration of the device performance. As a preliminary critical step towards addressing this issue with the help of multiphysics modeling, an extensive validation of the model against experimental data has been performed.

After calibrating the input optical power  $P_{\text{tot}}$  as described in [47], we plotted the experimental  $f_{\text{cutoff}}$  as a function of the bias voltage for all variants (Device 1...6) with  $P_{\text{tot}} = 200 \mu\text{W}$ . As discussed in [47], this optical power level does not induce significant screening effects, that in general could affect the frequency response by reducing the velocity of photogenerated carriers.

We used then the multiphysics model to obtain the corresponding simulated  $f_{\text{cutoff}}$  for all geometries and operating conditions. The results, collected in Fig. 6, show the accuracy of the description provided by the model. Each of the six boxes corresponds to a different Device as described in Table II and reports several experimental curves corresponding to nominally identical devices. In all six cases, the experimental value of  $f_{\text{cutoff}}$  increases monotonically with reverse voltage, reaching an electro-optic cutoff frequency of about 40 GHz or higher. The same behavior is reproduced by simulations, that always follow within 2 GHz one of the experimental curves of the considered group.

By reducing the bias voltage from  $-1.5$  V to  $-0.8$  V, a decrease of  $f_{\text{cutoff}}$  between 5 GHz and 10 GHz is observed depending on the geometry, but  $f_{\text{cutoff}}$  never becomes lower than 30 GHz. When the bias voltage is set to zero,  $f_{\text{cutoff}}$  drops more significantly, but even at zero bias all devices have a cutoff frequency close to 10 GHz. Our multiphysics approach is able to reproduce with very good accuracy the behavior of the frequency response for decreasing bias, difficult to predict with approximate models not based on a detailed 3D description of the device.

### IV. DESIGN GUIDELINES

From the results of our simulation campaign, we summarize in this Section some design guidelines that can lead to the development of Ge-on-Si VPIN WPDs compatible with 200 Gbit/s communication systems, i.e., with a bandwidth in excess of 60 GHz, even without recourse to extrinsic parameter engineering.

The first guideline regards the width of the doping implantation region at the metal-Ge contact. From Fig. 6 one may




Fig. 4. Optical generation rate  $G_{\text{opt}}(x, y, z)$  ( $\text{cm}^{-3}\text{s}^{-1}$ ) in the Ge absorber of Device 2 for an input optical power  $200 \mu\text{W}$ . (Left) Transverse ( $xy$ ) cross section for  $z = 1.8 \mu\text{m}$ , where  $z$  is measured from the beginning of the absorber. (Right) Longitudinal ( $yz$ ) cross section for  $x = 0$  (corresponding to the device center) and  $z \in [0, 5] \mu\text{m}$ .




Fig. 5. Magnitude of the electron drift velocity normalized with respect to the saturation velocity,  $|v_n(x, y, z)|/v_{\text{sat}}$ , in the transverse ( $xy$ ) cross section of the Ge absorber of Device 2 at  $z = 1.8 \mu\text{m}$  for an input optical power  $200 \mu\text{W}$ . (Left)  $-2 \text{ V}$  bias voltage. (Right) Zero bias voltage.

observe that Device 1 has a wider bandwidth than Device 2, and the same can be said for Device 3 with respect to Device 4. Each pair has the same  $W_{\text{Ge}}$  but a different  $W_{\text{doping}}$ , as reported in Table II, and a better performance is observed when the ratio  $W_{\text{doping}}/W_{\text{Ge}}$  is closer to 1. In general, one should aim at a dopant implantation area which extends as much as possible to the whole upper surface of the absorber, since in the ideal case  $W_{\text{doping}} \approx W_{\text{Ge}}$  one would observe an almost vertical electric field everywhere in Ge, favorably impacting the carrier velocity distribution.

Additional recommendations come from a set of simulations focused on the effects of  $W_{\text{Ge}}$  and  $H_{\text{Ge}}$  on  $f_{\text{cutoff}}$  and  $\mathcal{R}$ , for different values of the bias voltage in the interval  $[-2, 0] \text{ V}$ .

Fig. 7(a) shows the variation of  $f_{\text{cutoff}}$  for  $W_{\text{Ge}} \in [1, 6] \mu\text{m}$ , while all other dimensions are given the values of Device 2

with the exception of  $W_{\text{doping}}$ , which is changed in order to keep the ratio  $W_{\text{doping}}/W_{\text{Ge}}$  constant. The bandwidth dependence on  $W_{\text{Ge}}$  observed in Fig. 7(a) is weakly non-monotonic, and  $f_{\text{cutoff}}$  reaches a maximum for  $W_{\text{Ge}} \approx 3 \mu\text{m}$ .

The effect of  $H_{\text{Ge}}$  is more significant, as shown in Fig. 7(b), where  $f_{\text{cutoff}}$  is reported for  $H_{\text{Ge}} \in [0.2, 1.2] \mu\text{m}$ , while keeping all other dimensions as in Device 2. Fig. 7(b) suggests that reducing  $H_{\text{Ge}}$  should prove convenient, since an electro-optic cutoff frequency above 60 GHz is obtained for  $H_{\text{Ge}} = 0.3 \mu\text{m}$  at a bias voltage of  $-2 \text{ V}$ .

The behavior of  $f_{\text{cutoff}}$  as a function of  $W_{\text{Ge}}$  and  $H_{\text{Ge}}$  in Fig. 7 is qualitatively consistent with the closed-form study in [39], where the transit time and the parasitic  $RC$  product are presented as the two main elements that limit the bandwidth. For the device under study, when  $H_{\text{Ge}}$  is decreased from  $1.2 \mu\text{m}$  to  $0.3 \mu\text{m}$ , the





Fig. 6. Experimental values of  $f_{\text{cutoff}}$  as a function of the bias voltage for the six device variants whose geometry is reported in Table II (dashed lines) compared with the corresponding simulated curves obtained with calibrated  $P_{\text{tot}}$  (black solid lines). The horizontal red dashed lines correspond to the (bias-independent) transit-time limit according to the closed-form model of [39, Sec. 4.10.1].


bandwidth becomes wider according to  $f_{\text{cutoff}} \propto v_{\text{sat}}/H_{\text{Ge}}$  as a result of a reduction of the transit time, which is the limiting factor in this region of the parameter space [39, Sec. 4.9.3]. Conversely, when  $H_{\text{Ge}}$  is further decreased below  $0.3 \mu\text{m}$ , the observed bandwidth reduction can be attributed to the  $RC$  product, since  $f_{\text{cutoff}} \propto H_{\text{Ge}}/S$  [39, Sec. 4.9.4], where  $S$  is the Ge detector area in the  $xy$  plane.

The detector geometry corresponding to the maximum value of  $f_{\text{cutoff}}$  is determined by the interplay between transit time and  $RC$  limits. However, when aiming at an overall device optimization, a careful balance is required to achieve high-speed operation while preserving light detection efficiency, a critical requirement for limiting the power consumption of SOI platforms. For this purpose, Fig. 8 allows to assess the impact of  $W_{\text{Ge}}$  and  $H_{\text{Ge}}$  on the detector responsivity.<sup>3</sup> From Fig. 8(a) one

<sup>3</sup>The responsivity is closely related to another important figure of merit, the energy consumption per bit  $e_c$  [48]. In the devices considered here, since the measured current exhibits a low sensitivity to the applied bias,  $e_c$  is proportional to  $\mathcal{R}$ . As a reference, the energy consumption per bit for a 10 Gbits modulation on Device 2 under an applied reverse bias of 2 V is of the order of  $e_c = 35 \text{ fJ/bit}$ , comparable with the values reported in [48, Sec. III-D].



(a)



(b)

Fig. 7. Dependence of  $f_{\text{cutoff}}$  on (a)  $W_{\text{Ge}}$  and (b)  $H_{\text{Ge}}$ , starting from Device 2 (vertical dashed-dotted line), for input optical power  $200 \mu\text{W}$  and bias voltage  $[-2, -1, 0] \text{ V}$ . The upper bound provided by the transit-time limit [39, Sec. 4.10.1] is reported as a reference (red dashed line).

may observe that the nominal  $H_{\text{Ge}}$  of Device 2 is near-optimal, since the marginal increase in  $f_{\text{cutoff}}$  that could be achieved by reducing the absorber width would be accompanied by a 12–15% decrease of  $\mathcal{R}$ . Conversely, Fig. 8(b) shows that halving the absorber thickness from  $0.8 \mu\text{m}$  to  $0.4 \mu\text{m}$  would provide an increase of about 25 GHz to  $f_{\text{cutoff}}$  at the cost of a 9% penalty on  $\mathcal{R}$ . Remarkably, a device with  $W_{\text{Ge}} \approx 4 \mu\text{m}$  and  $H_{\text{Ge}} \approx 0.4 \mu\text{m}$  should have an intrinsic bandwidth larger than 40 GHz even at very low or zero bias, which promises the possibility for an optimized device to operate at high speed with very low power consumption.




Fig. 8. Dependence of  $\mathcal{R}$  on (a)  $W_{\text{Ge}}$  and (b)  $H_{\text{Ge}}$ , starting from Device 2 (vertical dashed-dotted line), for input optical power  $200 \mu\text{W}$  and bias voltage  $-2 \text{ V}$ . On the present plot, the values of  $\mathcal{R}$  at lower bias ( $-1 \text{ V}$  and  $0 \text{ V}$ ) would be superimposed to the reported data points.

## V. CONCLUSION

We have discussed the characterization and modeling of Ge-on-Si VPIN WPDs for data communications with the aim of maximizing their intrinsic frequency response in the O-band. Six device variants were manufactured, and their characterization showed that, with two exceptions, all variants achieved an electro-optic bandwidth of  $40 \text{ GHz}$  or more at  $\lambda = 1310 \text{ nm}$  for a reverse bias of  $-2 \text{ V}$ .

The experimental results were used to validate a numerical model combining 3D electromagnetic and electrical transport simulations. Since the multiphysics model was able to reproduce the experimental behavior with good accuracy, an extensive

simulation campaign was carried out to identify design guidelines leading to maximum bandwidth with minimum power consumption. This campaign enabled the determination of values for  $W_{\text{Ge}}$ ,  $W_{\text{doping}}$ ,  $H_{\text{Ge}}$  that should provide the best performance from a trade-off between transit time and capacitive effects. The model predicts, at zero bias, a maximum intrinsic bandwidth close to the remarkable value of  $45 \text{ GHz}$ , allowing to employ Ge-on-Si VPIN WPDs in SOI platforms with reduced power consumption. Using a higher but moderate bias voltage (e.g.,  $-2 \text{ V}$ ), a cutoff frequency larger than  $60 \text{ GHz}$  is expected, and the 4-level Pulse Amplitude Modulation (PAM-4) coding scheme should enable data transmission in excess of  $200 \text{ Gbit/s}$ .

The validated model will be employed to extend the investigation of the detailed behavior of microscopic quantities, such as the velocities of photogenerated carriers, and will support further performance improvements also by including a microscopic description of carrier transport through direct full-band Monte Carlo simulation [49].

## REFERENCES

- [1] D. Thomson et al., "Roadmap on silicon photonics," *J. Opt.*, vol. 18, no. 7, 2016, Art. no. 073003.
- [2] F. Boeuf et al., "Silicon photonics R&D and manufacturing on 300-mm wafer platform," *J. Lightw. Technol.*, vol. 34, no. 2, pp. 286–295, Jan. 2016.
- [3] S. Y. Siew et al., "Review of silicon photonics technology and platform development," *J. Lightw. Technol.*, vol. 39, no. 13, pp. 4374–4389, Jul. 2021.
- [4] N. Margalit, C. Xiang, S. M. Bowers, A. Bjorlin, R. Blum, and J. E. Bowers, "Perspective on the future of silicon photonics and electronics," *Appl. Phys. Lett.*, vol. 118, no. 22, May 2021, Art. no. 220501.
- [5] S. Shekhar et al., "Silicon photonics—roadmapping the next generation," 2023, *arXiv:2305.15820*.
- [6] S. Bernabé et al., "Silicon photonics for terabit/s communication in data centers and exascale computers," *Solid-State Electron.*, vol. 179, 2021, Art. no. 107928.
- [7] J. Zhou, J. Wang, L. Zhu, and Q. Zhang, "Silicon photonics for 100-Gbaud," *J. Lightw. Technol.*, vol. 39, no. 4, pp. 857–867, Feb. 2021.
- [8] Y. Shi et al., "Silicon photonics for high-capacity data communications," *Photon. Res.*, vol. 10, no. 9, pp. A106–A134, Sep. 2022.
- [9] T. Pinguet et al., "High-volume manufacturing platform for silicon photonics," *Proc. IEEE*, vol. 106, no. 12, pp. 2281–2290, Dec. 2018.
- [10] R. Sabella, "Silicon photonics for 5G and future networks," *IEEE J. Select. Topics Quantum Electron.*, vol. 26, no. 2, Mar./Apr. 2020, Art. no. 8301611.
- [11] D. Benedikovic et al., "Silicon–germanium receivers for short-wave-infrared optoelectronics and communications," *Nanophotonics*, vol. 10, no. 3, pp. 1059–1079, Dec. 2020.
- [12] J. Liu, S. Cristoloveanu, and J. Wan, "A review on the recent progress of silicon-on-insulator-based photodetectors," *Phys. Status Solidi A*, vol. 218, no. 14, Jul. 2021, Art. no. 2000751.
- [13] G. Chen et al., "High-speed photodetectors on silicon photonics platform for optical interconnect," *Laser Photon. Rev.*, vol. 16, no. 12, 2022, Art. no. 2200117.
- [14] D. Benedikovic et al., "High-performance waveguide photodetectors based on lateral Si/Ge/Si heterojunction," *Proc. SPIE*, vol. 10921, Mar. 2019, Art. no. 1092100.
- [15] D. Benedikovic et al., "25-Gbps low-voltage hetero-structured silicon-germanium waveguide pin photodetectors for monolithic on-chip nanophotonic architectures," *Photon. Res.*, vol. 7, no. 4, pp. 437–444, Apr. 2019.
- [16] Y. Zuo, Y. Yu, Y. Zhang, D. Zhou, and X. Zhang, "Integrated high-power germanium photodetectors assisted by light field manipulation," *Opt. Lett.*, vol. 44, no. 13, pp. 3338–3341, 2019.
- [17] D. Zhou, Y. Yu, N. Yang, and X. Zhang, "Germanium photodetector with alleviated space-charge effect," *IEEE Photon. Technol. Lett.*, vol. 32, no. 9, pp. 538–541, May 2020.
- [18] H. Zegmout et al., "High speed integrated waveguide lateral Si/Ge/Si photodiodes with optimized transit time," *Proc. SPIE*, vol. 11285, 2020, Art. no. 1128515.



- [19] Z. Jiang, Y. Yu, Y. Wang, D. Zhou, W. Deng, and X. Zhang, "High-power Si-Ge photodiode assisted by doping regulation," *Opt. Exp.*, vol. 29, no. 5, pp. 7389–7397, Mar. 2021.
- [20] S. Lischke et al., "Ultra-fast germanium photodiode with 3-dB bandwidth of 265-GHz," *Nature Photon.*, vol. 15, no. 12, pp. 925–931, Dec. 2021.
- [21] A. Novack et al., "Germanium photodetector with 60 GHz bandwidth using inductive gain peaking," *Opt. Exp.*, vol. 21, no. 23, pp. 28387–28393, Nov. 2013.
- [22] G. Chen, Y. Yu, S. Deng, L. Liu, and X. Zhang, "Bandwidth improvement for germanium photodetector using wire bonding technology," *Opt. Exp.*, vol. 23, no. 20, pp. 25700–25706, Oct. 2015.
- [23] D. Zhu, J. Zheng, Y. Qamar, O. Martynov, F. Rezaie, and E. Preisler, "A high performance Ge PIN photodiode compatible with high volume silicon photonics production processes," in *Proc. IEEE 15th Int. Conf. Group IV Photon.*, 2018, pp. 1–2.
- [24] Y. Shi, D. Zhou, Y. Yu, and X. Zhang, "80 GHz germanium waveguide photodiode enabled by parasitic parameter engineering," *Photon. Res.*, vol. 9, no. 4, pp. 605–609, 2021.
- [25] D. Wu, X. Hu, W. Li, D. Chen, L. Wang, and X. Xiao, "62 GHz germanium photodetector with inductive gain peaking electrode for photonic receiving beyond 100 Gbaud," *J. Semicond.*, vol. 42, no. 2, Feb. 2021, Art. no. 020502.
- [26] Y. Shi, X. Li, M. Zou, Y. Yu, and X. Zhang, "103 GHz germanium-on-silicon photodiode enabled by an optimized U-shaped electrode," *Photon. Res.*, vol. 12, no. 1, pp. 1–6, Jan. 2024.
- [27] J. J. Morikuni and S. M. Kang, "An analysis of inductive peaking in high-frequency amplifiers," in *Proc. IEEE Int. Symp. Circuits Syst.*, 1992, vol. 6, pp. 2848–2851.
- [28] M. Gould, T. Baehr-Jones, R. Ding, and M. Hochberg, "Bandwidth enhancement of waveguide-coupled photodetectors with inductive gain peaking," *Opt. Exp.*, vol. 20, no. 7, pp. 7101–7111, Mar. 2012.
- [29] M. M. P. Fard, G. Cowan, and O. Liboiron-Ladouceur, "Responsivity optimization of a high-speed germanium-on-silicon photodetector," *Opt. Exp.*, vol. 24, no. 24, pp. 27738–27752, Nov. 2016.
- [30] C. Chang, X. Xie, T. Li, and J. Cui, "Configuration of the active region for the Ge-on-Si photodetector based on carrier mobility," *Front. Phys.*, vol. 11, 2023, Art. no. 1150684.
- [31] M. Vallone et al., "3D physics-based modelling of Ge-on-Si waveguide-p-i-n photodetectors," in *Proc. 17th Int. Conf. Numer. Simul. Optoelectron. Devices*, 2017, pp. 207–208.
- [32] A. Palmieri et al., "Heterostructure modeling considerations for Ge-on-Si waveguide photodetectors," *Opt. Quantum Electron.*, vol. 50, no. 2, Feb. 2018, Art. no. 71.
- [33] A. Palmieri et al., "Enhanced dynamic properties of Ge-on-Si mode-evolution waveguide photodetectors," in *Proc. 20th Int. Conf. Numer. Simul. Optoelectron. Devices*, 2020, pp. 27–28.
- [34] M. G. C. Alasio et al., "Bias effects on the electro-optic response of Ge-on-Si waveguide photodetectors," in *Proc. IEEE Photon. Conf.*, 2021, pp. 1–12.
- [35] M. G. C. Alasio et al., "Ge-on-si waveguide photodetectors: Multiphysics modeling and experimental validation," in *Proc. 21st Int. Conf. Numer. Simul. Optoelectron. Devices*, 2021, pp. 37–38.
- [36] Y. Zhu et al., "High-speed and high-power germanium photodetector based on a trapezoidal absorber," *Opt. Lett.*, vol. 47, no. 13, pp. 3263–3266, Jul. 2022.
- [37] J.-Y. Su et al., "Ge p-i-n photodiode as 60-Gbit/s optical NRZ-OOK data receiver," *J. Lightw. Technol.*, vol. 40, no. 13, pp. 4326–4336, Jul. 2022.
- [38] M. Tada et al., "Low temperature germanium growth on silicon oxide using boron seed layer and in situ dopant activation," *J. Electrochem. Soc.*, vol. 157, no. 3, Feb. 2010, Art. no. H371.
- [39] G. Ghione, *Semiconductor Devices for High-Speed Optoelectronics*. Cambridge, U.K.: Cambridge Univ. Press, 2009.
- [40] *Lightwave Component Analyzer application notes, Keysight Technologies*. Santa Rosa, CA, USA., Dec. 2017. [Online]. Available: <https://www.keysight.com/us/en/assets/7018-01732/application-notes/5989-7808.pdf>
- [41] W. Kruppa and K. F. Sodomsky, "An explicit solution for the scattering parameters of a linear two-port measured with an imperfect test set," *IEEE Trans. Microw. Theory Tech.*, vol. 19, no. 1, pp. 122–123, Jan. 1971.
- [42] A. Savitzky and M. J. E. Golay, "Smoothing and differentiation of data by simplified least squares procedures," *Anal. Chem.*, vol. 36, no. 24, pp. 1627–1634, Jul. 1964.
- [43] M. G. C. Alasio et al., "3D multiphysics transient modeling of vertical Ge-on-Si pin waveguide photodetectors," in *Proc. 22nd Int. Conf. Numer. Simul. Optoelectron. Devices*, 2022, pp. 5–6.
- [44] *RSoft FullWAVE User Guide, v2019.09*. Ossining, NY, USA: Synopsys, Inc., Optical Solutions Group, 2019.
- [45] *Sentaurus Device User Guide. Version N-2017.09*, Mountain View, CA, USA: Synopsys, Inc., Sep. 2017.
- [46] C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature," *IEEE Trans. Electron Devices*, vol. 22, no. 11, pp. 1045–1047, Nov. 1975.
- [47] M. G. C. Alasio et al., "Optical power screening effects in Ge-on-Si vertical pin photodetectors," in *Proceedings of SIE 2022, Lecture Notes on Electrical Engineering*, vol. 1005. Cham, Switzerland: Springer, 2023.
- [48] D. Benedikovic et al., "Comprehensive study on chip-integrated germanium pin photodetectors for energy-efficient silicon interconnects," *IEEE J. Quantum Electron.*, vol. 56, no. 1, Feb. 2020, Art. no. 8400409.
- [49] M. G. C. Alasio et al., "Modeling the electronic transport in FinFET-like lateral Ge-on-Si pin waveguide photodetectors for ultra-wide bandwidth applications," in *Proc. 23rd Int. Conf. Numer. Simul. Optoelectron. Devices*, 2023, pp. 107–108.