Richiedi una copia del documento: A Compact, Low Jitter, CMOS 65 nm 4.8-6 GHz Phase-Locked Loop for Applications in HEP Experiments Front-End Electronics

Annulla