This paper proposes a prototype of a Spread Spectrum Clock Generator which is the first known specifically meant for 3 GHz Serial ATA-II applications. The modulation is obtained from a fractional PLL which employs a Delta-Sigma modulator. A further innovative aspect of our work is that our prototype takes advantage of a chaotic PAM as driving signal, instead a triangular signal as in all spread spectrum generators proposed in literature for SATA-II. In this way we avoid the periodicity of the modulated clock, completely flattening the peaks in the power spectral density. The circuit prototype has been designed n 0.13 μm CMOS technology and achieves a peak reduction greater than 14 dB measured at RBW = 100 kHz. The chip active area is 0.27×0.78 mm2 and the power consumption is as low as 14.7 mW. © 2008 IEEE.

A 3 GHz spread spectrum clock generator for SATA applications using chaotic PAM modulation / Pareschi, F.; Setti, G.; Rovatti, R.. - STAMPA. - (2008), pp. 451-454. (Intervento presentato al convegno IEEE 2008 Custom Integrated Circuits Conference, CICC 2008 tenutosi a San Jose, CA, usa nel 2008) [10.1109/CICC.2008.4672118].

A 3 GHz spread spectrum clock generator for SATA applications using chaotic PAM modulation

Pareschi F.;Setti G.;
2008

Abstract

This paper proposes a prototype of a Spread Spectrum Clock Generator which is the first known specifically meant for 3 GHz Serial ATA-II applications. The modulation is obtained from a fractional PLL which employs a Delta-Sigma modulator. A further innovative aspect of our work is that our prototype takes advantage of a chaotic PAM as driving signal, instead a triangular signal as in all spread spectrum generators proposed in literature for SATA-II. In this way we avoid the periodicity of the modulated clock, completely flattening the peaks in the power spectral density. The circuit prototype has been designed n 0.13 μm CMOS technology and achieves a peak reduction greater than 14 dB measured at RBW = 100 kHz. The chip active area is 0.27×0.78 mm2 and the power consumption is as low as 14.7 mW. © 2008 IEEE.
2008
978-1-4244-2018-6
File in questo prodotto:
File Dimensione Formato  
116.pdf

non disponibili

Descrizione: Editorial Version
Tipologia: 2a Post-print versione editoriale / Version of Record
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 629.46 kB
Formato Adobe PDF
629.46 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
CICC2008-pll4g.pdf

accesso aperto

Descrizione: Author version of the Paper
Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 620.78 kB
Formato Adobe PDF
620.78 kB Adobe PDF Visualizza/Apri
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2850187