Sfoglia per Autore  ULLAH, ANEES

opzioni
Mostrati risultati da 1 a 11 di 11
Citazione Data di pubblicazione Autori File
Phase compensated differential based quadrature direct digital frequency synthesis / Ullah, Anees; Hazrat, Ali; Yasir Ali, Khan; Muhammad, Aamir; Nazim, Ali; K. M., Yahya. - (2012), pp. 1-6. ((Intervento presentato al convegno 2012 International Conference on Emerging Technologies (ICET) [10.1109/ICET.2012.6375485]. 1-gen-2012 ULLAH, ANEES + -
On the Optimal Reconfiguration Times for TMR Circuits on SRAM based FPGAs / Sterpone, Luca; Ullah, Anees. - ELETTRONICO. - (2013), pp. 9-14. ((Intervento presentato al convegno IEEE AHS tenutosi a Torino nel June 2013. 1-gen-2013 STERPONE, LucaULLAH, ANEES -
Dynamic Neutron Testing of Dynamically Reconfigurable Processing Modules Architecture / Sterpone, Luca; Sabena, Davide; Ullah, Anees; Porrmann, M.; Hagemeyer, J.; Ilstad, J.. - ELETTRONICO. - (2013), pp. 184-188. ((Intervento presentato al convegno IEEE AHS tenutosi a Torino nel June 2013. 1-gen-2013 STERPONE, LucaSABENA, DAVIDEULLAH, ANEES + -
An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems / SONZA REORDA, Matteo; Sterpone, Luca; Ullah, Anees. - ELETTRONICO. - (2013), pp. 149-155. ((Intervento presentato al convegno IEEE European Test Symposium. 1-gen-2013 SONZA REORDA, MatteoSTERPONE, LucaULLAH, ANEES -
Recovery Time and Fault Tolerance Improvement for Circuits mapped on SRAM-based FPGAs / Ullah, Anees; Sterpone, Luca. - In: JOURNAL OF ELECTRONIC TESTING. - ISSN 0923-8174. - 30:(2014), pp. 425-442. [10.1007/s10836-014-5463-7] 1-gen-2014 ULLAH, ANEESSTERPONE, Luca jetta paper.pdf
Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs / SANCHEZ SANCHEZ, EDGAR ERNESTO; Sterpone, Luca; Ullah, Anees. - (2014), pp. 1-6. ((Intervento presentato al convegno 24th International Conference on Field Programmable Logic and Applications (FPL), 2014 [10.1109/FPL.2014.6927478]. 1-gen-2014 SANCHEZ SANCHEZ, EDGAR ERNESTOSTERPONE, LucaULLAH, ANEES 308.pdf
Dependable System Design for Reconfigurable Safety-Critical Applications / Ullah, Anees. - (2015). 1-gen-2015 ULLAH, ANEES ULLAH_ANEES_thesis.pdf
An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems / SONZA REORDA, Matteo; Sterpone, Luca; Ullah, Anees. - In: IEEE TRANSACTIONS ON COMPUTERS. - ISSN 0018-9340. - ELETTRONICO. - 66:6(2017), pp. 1022-1033. [10.1109/TC.2016.2607749] 1-gen-2017 SONZA REORDA, MatteoSTERPONE, LUCAULLAH, ANEES 07563888.pdf07563888.pdf
An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs / Ullah, A.; Sanchez, E.; Sterpone, L.; Cardona, L. A.; Ferrer, C.. - In: MICROELECTRONICS RELIABILITY. - ISSN 0026-2714. - STAMPA. - 75:(2017), pp. 110-120. [10.1016/j.microrel.2017.06.032] 1-gen-2017 Ullah, A.Sanchez, E.Sterpone, L. + fpga_fault_sim.pdf
Real-Time SEU Tolerant Circuits on SRAM-based FPGAs / Sterpone, Luca; Ullah, Anees. - (In corso di stampa). ((Intervento presentato al convegno Radiation Effects on Components and Systems 2013 tenutosi a Oxford nel 23rd-27th September, 2013. In corso di stampa STERPONE, LucaULLAH, ANEES RADECS_2013_CameraReady_au.pdf
Hardening Dynamically Reconfigurable Processing Modules Architectures: A Neutron Test Experience / Desogus, Marco; Sterpone, Luca; Sabena, Davide; Ullah, Anees; Mario, Porrmann; Jens, Hagemeyer; Jorgan, Ilstad. - (In corso di stampa). ((Intervento presentato al convegno Radiation Effects on Components and Systems 2013. In corso di stampa DESOGUS, MARCOSTERPONE, LucaSABENA, DAVIDEULLAH, ANEES + -
Mostrati risultati da 1 a 11 di 11
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile