

Reduction of CM Conducted Emission With a Small Dummy Leg and the Delay Compensation Technique

Original

Reduction of CM Conducted Emission With a Small Dummy Leg and the Delay Compensation Technique / Raviola, Erica; Roman, Michele; Zai, Luca; Fiori, Franco. - ELETTRONICO. - (2023), pp. 542-547. (2023 IEEE Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMC+SIPI) Grand Rapids, Michigan, US 29 July 2023 - 04 August 2023) [10.1109/EMCSIP150001.2023.10241590].

Availability:

This version is available at: 11583/2982351 since: 2023-09-20T14:22:16Z

Publisher:

IEEE

Published

DOI:10.1109/EMCSIP150001.2023.10241590

Terms of use:

This article is made available under terms and conditions as specified in the corresponding bibliographic description in the repository

Publisher copyright

IEEE postprint/Author's Accepted Manuscript

©2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collecting works, for resale or lists, or reuse of any copyrighted component of this work in other works.

(Article begins on next page)

Reduction of CM Conducted Emission With a Small Dummy Leg and the Delay Compensation Technique

Erica Raviola*, Michele Roman†, Luca Zai†, Franco Fiori*

**Electronics and Telecomm. Dpt., Politecnico di Torino, Turin, Italy*

†*Eldor Corporation S.p.A., Orsenigo, Como, Italy*

{erica.raviola, franco.fiori}@polito.it

Abstract—Passive EMI filters are usually placed at the input of power circuits to attenuate the conducted emission delivered. However, their volume may not be negligible, especially when targeting power automotive applications. The output delay compensation technique may or may not reduce the CM conducted EMI at low frequency, as a fine alignment of the output voltage phases should be achieved. This paper aims at improving the already proposed technique by exploiting a small dummy leg. In such a way, switching losses and cost of the auxiliary circuit required to implement the delay compensation technique can be reduced. From the circuit analysis, it was found that the small dummy leg can achieve a 40 dB CM EMI reduction up to 5 MHz, with one seventh the switching losses of a traditional auxiliary leg.

Index Terms—ElectroMagnetic Interference (EMI), common mode conducted EMI, delay compensation technique, SiC power transistors, small dummy leg.

I. INTRODUCTION

With the rising demand for e-mobility, power electronic circuits for automotive applications are expected to meet the strict specifications in terms of efficiency, reliability, thermal management, and weight. In this context, Silicon carbide (SiC) power transistors have been found to be a valid alternative to standard MOSFET and IGBT switches. Due to their low on-resistance and small parasitic capacitances, they result in a higher power density than IGBT and MOSFET when exploited in dc-dc converters and inverters. However, because of the low transition time of current and voltage switching waveforms, electromagnetic interference (EMI) delivered by SiC-based power circuits is expected to increase. This poses a challenge to power designers, as EMC regulations for automotive equipment are stricter than those related to commercial and industrial grade appliances.

Amongst the several EMC standards to meet, conducted emission test aims to assess the disturbances, which are conducted back onto the power lines, to be within given limits [1]. As the test setup consists of three conductors, i.e., the two power lines and the reference plane, conducted EMI are usually analyzed referring to their common-mode (CM) and differential-mode (DM) components. The former is mainly related to the parasitic capacitances between the switching

nodes and the metal case, the latter to the high frequency impedance of the input capacitors.

Mitigation techniques addressing conducted EMI can be divided into those reducing the source and those effective along the propagation path [2]. Passive EMC filters, as those proposed in [3], [4], refer to the second category. Such filters introduce further DC losses, weight, and reduce the power density of the overall design, as their volume can be up to 20 % of the overall design [5]. When targeting high power applications, the CM choke typically results to be the largest component of the filter, as its volume should be enough to avoid core saturation [6], [7].

To reduce the volume of the EMI filter, solutions based on the CM source reduction have been proposed too. Amongst them, the spread spectrum technique, in which the switching frequency is modulated according to a triangular, sinusoidal or random pattern, allows one reduce the envelope of the CM EMI spectrum. However, its effectiveness is typically limited to a 10 dB reduction of the CM spectrum [8].

The CM voltage at the neutral of a three phase electrical machine can be minimized by inserting a fourth leg complemented with an output low pass filter [9]. By modifying the sinusoidal modulation of the inverter, e.g., by exploiting an active zero SPWM, one can achieve an ideally zero neutral voltage at the switching frequency [10]. The auxiliary leg is typically made up of the same power switches exploited for the actual inverter, resulting in a quite expensive solution. Moreover, switching losses of the additional leg may not be negligible. This technique focuses on reducing the CM voltage on the electrical machine, but its effectiveness can be strongly limited by a not proper alignment between the output voltage phases [11]. Indeed, due to dead time, timing mismatch, parameter spread and different switching trajectories of the involved power transistors, a delay mismatch typically exists between the output voltage phases [12]. Such a mismatch affects the high frequency common mode current injected into the parasitic capacitances coupling the output switching nodes of Voltage Source Inverters (VSIs) with the heat sink, which is ground connected.

To address such an issue, the output delay compensation technique was investigated in several works to reduce the CM EMI [12]–[15]. By finely aligning the complementary commu-

This work was partially supported by Eldor S.p.A., Orsenigo, Italy and by the Power Electronics Innovation Center (PEIC), Politecnico di Torino, Italy.




Fig. 1. Setup exploited to evaluate the conducted EMI of the A and D complementary-commutated legs.

tations of two half bridges, one can reduce the common mode current injected into the parasitic capacitances. A model to quantify the contribution of such a delay to the CM spectrum and an open loop compensation technique was proposed in [13]. However, its application is limited to inverters for BLDC motors, in which the modulation scheme is different from the space vector one typically exploited in VSIs.

In this work, the effectiveness of an auxiliary leg combined with the delay compensation technique is further investigated referring to SiC hard-switched half bridges. With respect to previous works, the adjustment of the output delay is applied to a low capacitance auxiliary leg. In such a way, the switching losses and the cost of the additional leg can be significantly reduced. The CM EMI reduction at low frequency was found to be similar to that obtained with an auxiliary leg equals to the other legs, provided that the output voltage slopes of the dummy leg are adjusted too.

The paper is organized as follows. In Sect. II, a model to predict the CM EMI of two complementary switched legs is recalled. The effects of the output voltage alignment and slope compensation are discussed in Sect. III, and in Sect. IV the effectiveness of a small auxiliary leg is assessed. Concluding remarks are reported in Sect. V.

II. CM EMI IN A TWO COMPLEMENTARY COMMUTATED LEGS

The circuit shown in Fig. 1 was considered to analyze the effectiveness of the auxiliary leg. Leg A, which represents an actual leg of a VSI, is connected to an inductive load. Leg D is the dummy one, and it is switched complementary to leg A. Two Line Impedance Stabilization Networks (LISNs) are connected between the DC supply (U_{DC}) and the two legs under test. Parasitic capacitances amongst the equipment under test and the reference ground have been considered too. They include the capacitances which couple the output nodes of the two legs ($C_{p,A}$, $C_{p,D}$) and the nodes of the power supply rails ($C_{p,P}$, $C_{p,M}$) to the metal case. Focusing the analysis on the CM conducted EMI, the circuit shown in Fig. 1 can be simplified in the model shown in Fig. 2. Node P and node M are virtually short circuited, as the impedance of the DC link is assumed to be zero. The two LISNs have been substituted




Fig. 2. Model of the circuit shown in Fig. 1 to evaluate the CM EMI of leg A and D.




Fig. 3. Envelope of the CM EMI spectrum according to the model shown in Fig. 2 for ideally trapezoidal v_A , v_D voltages.

with one half the receiver impedance, i.e., $R_{L,CM} = 25 \Omega$. The CM voltage is defined from the LISN output voltages $v_{LISN,p}$ and $v_{LISN,m}$ (see Fig. 1) as

$$v_{LISN,CM}(t) = \frac{(v_{LISN,p}(t) + v_{LISN,m}(t))}{2} \quad (1)$$

Finally, the two legs have been modeled by two independent voltage sources equal to the output phase voltages (v_A , v_D), which drive the $C_{p,A}$, $C_{p,D}$ capacitances.

By applying the superposition of effects in the $j\omega$ domain, the contribution of $V_A(j\omega)$ to the common mode voltage ($V_{LISN,CM}(j\omega)$) can be evaluated as

$$V_{LISN,CM}(j\omega)|_{V_A} = H(j\omega)V_A(j\omega), \quad (2)$$

where $H(j\omega)$ is the transfer function of the high pass filter, which is equal to

$$H(j\omega) = \frac{j\omega R_{L,CM} C_{p,A}}{1 + j\omega R_{L,CM} (C_{p,P} + C_{p,M} + C_{p,A} + C_{p,D})}. \quad (3)$$

The $v_D(t)$ voltage has period T , and it is equal to $v_A(t)$ except for a $T/2 + \tau_D$ time delay. Thus, the overall CM voltage can be expressed as [13]

$$V_{LISN,CM}(j\omega) = H(j\omega) \left(1 + e^{-j\omega(\frac{T}{2} + \tau_D)}\right) V_A(j\omega). \quad (4)$$

For the sake of simplification, the output phase voltages have been approximated by trapezoidal waveforms. Assuming a 50% duty cycle and rise time equals to fall time (t_r), the envelope of the $V_A(j\omega)$, $V_D(j\omega)$ magnitude is characterized by two poles at frequency $2/(\pi T)$ and $1/(\pi t_r)$. Although $v_A(t)$, $v_D(t)$ are not actually trapezoidal, as their spectrum can be more realistically approximated by a multi slope one [16], it is worth noticing that the use of a trapezoidal approximation results in an upper bound for the CM EMI spectrum. By denoting with $\sum C_p$ the sum of the parasitic capacitances connected to the reference ground, i.e., $C_{p,P}$, $C_{p,M}$, $C_{p,A}$, $C_{p,D}$, the envelope of CM voltage spectrum at the receiver side can




Fig. 4. Effects of (a) output voltage misalignment and (c) different slopes on the common mode current at the receiver side. With the complementary edges aligned and having the same slopes, CM EMI can be ideally zeroed (b).

be obtained from (4), as shown in Fig. 3. The delay contribution $D(j\omega) = 1 + e^{-j\omega(\frac{T}{2} + \tau_D)}$ introduces an additional breakpoint at $1/(\pi\tau_D)$. As a result, the frequency region with constant $|V_{CM}(j\omega)|$ is delimited by $1/(\pi\tau_D)$ and the lowest between $1/(\pi t_R)$ and $1/(2\pi R_{L,CM} \sum C_p)$. By decreasing τ_D , the related breakpoint moves to higher values in the asymptotic CM EMI spectrum, as shown by the dashed-dot line in Fig. 3. Thus, low frequency CM components can be lowered provided that a fine alignment of $v_A(t)$, $v_B(t)$ transitions is achieved.

III. DELAY AND SLOPE COMPENSATION

The analysis presented in the frequency domain is reflected in the time domain as follows. For $f \ll 1/(2\pi R_{L,CM} \sum C_p)$, the transfer function reported in (3) can be approximated by its numerator. Thus, the CM current measured at the receiver side ($i_{LISN,CM}$) is the sum of currents flowing in $C_{p,A}$, $C_{p,D}$, as shown in Fig. 2. Such a scenario is sketched in Fig. 4(a) and (b), in which the effect of the output voltage delay (τ_D) is shown. For $|\tau_D| > 0$ (Fig. 4(a)), the negative peak of $i_{CM,A}(t)$ is not aligned with that of $i_{CM,D}(t)$, and these contributions do not cancel out in $i_{LISN,CM}$. On the contrary, with $\tau_D \approx 0$, the two current pulses are centered, and the resulting $i_{LISN,CM}$ is approximately zero. Ideally, with $i_{CM,A}(t) = -i_{CM,D}(t)$, i.e.,

$$C_{p,A} \frac{dv_A(t)}{dt} = -C_{p,D} \frac{dv_D(t)}{dt}, \quad (5)$$

the CM EMI at low frequency are null. This result can be obtained provided that (5) is verified, meaning that the rise time of $v_A(t)$ should equal the fall time of $v_D(t)$, and vice versa. Such an assumption is not true in actual facts, and it should be taken care of when exploiting transistors with different parasitic capacitances. Indeed, the currents injected in $C_{p,A}$, $C_{p,D}$ will no longer cancel each other despite the two edges are perfectly aligned, as shown in Fig. 4(c). Recalling the circuit shown in Fig. 1, the slopes of the output voltage of leg A are briefly discussed. With a positive load current, i.e., the high side transistor is in the first quadrant when it is turned on, the rising and the falling edges of $v_A(t)$ are triggered by the turn on and the turn off of the high side switch [17]. At the turn on of such transistor, $v_A(t)$ raises when the low side free wheeling diode turns off, and the output capacitance of the

low side transistor charges to U_{DC} . When the high side switch exits the triode region at its turn off, $v_A(t)$ falls, until the low side free wheeling diode turns on. The $v_A(t)$ transitions occur when the high side switch is in the Miller's region, as its C_{GD} capacitance discharges through the gate resistance. By neglecting the switching loop parasitic inductance, the v_{DS} slopes at the turn on and at the turn off can be approximated as

$$\left. \frac{dv}{dt} \right|_{ON} = \frac{V_{DRV,ON} - (V_{th} + \frac{I_{LOAD}}{g_{FS}})}{C_{gd} R_{G,ON}} \quad (6)$$

and

$$\left. \frac{dv}{dt} \right|_{OFF} = \frac{(V_{th} + \frac{I_{LOAD}}{g_{FS}}) - V_{DRV,OFF}}{C_{gd} R_{G,OFF}}, \quad (7)$$

where R_G is the gate resistance, g_{FS} is the transistor transconductance, V_{th} is the threshold voltage, I_{LOAD} is the load current, and the transistor gate to source voltage is driven between $V_{DRV,OFF}$ and $V_{DRV,ON}$ [18], [19]. On the contrary, the auxiliary leg is characterized by zero load current. In this case, the rising edge of $v_D(t)$ is triggered by the turn on of the high side transistor, and the falling edge by the turn on of the low side switch. Thus, the absolute value of the $v_D(t)$ slopes can be derived according to (6) for both transients. As the negative and the positive slopes of $v_A(t)$ are different (see (6) and (7)), then also those of $v_D(t)$ should be different. To sum up, (5) can be achieved by adjusting both the output delay and the slopes of the dummy leg. As far as τ_D is concerned, it can be digitally controlled by delaying or bringing forward the input signal of gate driver of the dummy leg with respect to that of the main leg, as discussed in [13]. Regarding the slope adjustment, several techniques have been proposed in literature to control the dv/dt of SiC transistors. In [20] the use of the Miller capacitance is proposed to achieve the desired dv/dt limitation. Active Gate Drivers (AGDs) [18], [21], [22], in which the gate current/resistance/voltage is modulated during the transient to achieve a given dv/dt whilst minimizing switching losses, are also a possible way to address the slope compensation issue. Amongst the parameters which are typically under the designers' control, an effective way to modify the voltage slope consists in modifying the gate resistance [23]. By exploiting a variable resistance gate drivers, as that proposed in [24], one can modify on the fly the source and sink resistance. Indeed, by recalling (6) and (7), the voltage slew rate decreases by increasing the gate resistance. As far as the dummy leg driven by a traditional driver is concerned, the gate resistors of the high side and low side switches can be adjusted separately to achieve (5).

It should be noticed that what the analysis proposed so far assumes $v_A(t)$, $v_D(t)$ to be ideal trapezoidal waveforms. However, the dv/dt during commutations of hard switched power transistor is not constant. Moreover, oscillations superimposed onto the switching voltages, which are caused by the resonance of parasitic inductances with the output capacitances of power switches, may appear [25]. For such reasons, cancellation of CM current will not be perfectly achieved, especially at high

TABLE I
PARAMETER VALUES OF THE ANALYZED CIRCUIT.

Parameter	Value	Parameter	Value
Supply voltage U_{DC}	400 V	Load current I_{LOAD}	10 A
$C_{p,P}, C_{p,M}$	44 pF	$C_{p,A}, C_{p,D}$	19.5 pF
PCB stray inductance	16.4 nH	Gate resistance	7 Ω
Leg A switches	[26]	Small leg D switches	[27]
C_{OSS} , leg A	200 pF	C_{OSS} , leg D, small	26 pF




Fig. 5. Frequency spectra of CM EMI with the auxiliary leg made up of the same transistors of the actual leg. With a proper alignment of the output voltages ($\tau_D \rightarrow 0$), LF components are strongly reduced.

frequency. Thus, the proposed technique is expected to be mainly effective at low frequency.

IV. CIRCUIT ANALYSIS

In order to assess whether a small dummy leg can reduce the CM EMI, the circuit shown in Fig. 1 was analyzed with the parameters reported in Table I. As the supply voltage is 400 V, HV LISN should be exploited, thus the corresponding model discussed in [28] has been included in the setup. Parasitic capacitances causing the CM EMI have been estimated from the area of nodes coupled to the ground-connected heat sink through a thermal gap pad ($\epsilon_r=2.3$ and 0.225 mm thick). Regarding the parasitic inductances included in the power switching loop, the contribution of PCB traces has been obtained from a 3D FEM simulation. A 220 μF film capacitor has been selected as DC link, and the legs are commutated at 32 kHz with a 50 % duty cycle. The parameter values and the selected SiC transistors are reported in Table I. It should be noticed that switches exploited for the small dummy leg are characterized by an output capacitance (C_{OSS}) which is approximately one seventh of that of leg A.

A. Dummy leg equal to leg A

Prior to introduce the small dummy leg D, simulations have been carried out with leg A and D comprised of the same transistors. By regulating the driving signals of power transistor such that $\tau_D=100$ ns, the corresponding CM EMI are shown in Fig. 5. It is worth noticing that the envelope is in agreement with that of the model (see Fig. 3). Poles and zeros can be evaluated as $1/\pi DT = 20$ kHz, $1/\pi\tau_D = 3$ MHz, $1/\pi t_r = 18$ MHz, and $1/2\pi R_{L,CM} \sum C_p = 44$ MHz. Time domain




Fig. 6. Time domain waveforms obtained with the auxiliary comprised of the same transistors of the actual leg. Phase voltages are on the top, CM voltage at the LISN on the bottom for the two transitions.




Fig. 7. Frequency spectra of CM EMI with the auxiliary leg made up of the small transistors. Both a proper alignment of the output voltages ($\tau_D \rightarrow 0$) and slope compensation are required to minimize LF components.

waveforms are shown in Fig. 6 for the two phase voltages (top) and $v_{LISN,CM}$ (bottom) in dashed lines. The waveforms at rising edge of v_A are on the left, those at the falling edge on the right. With $\tau_D=100$ ns, the common mode voltage is not null close to each phase transition, as shown in Fig. 4(a). Moreover, oscillations at 70 MHz are superimposed onto the switching waveforms. These oscillations are reflected on the CM EMI too, as it is shown from the peak at the oscillation frequency in the CM frequency spectrum. On the contrary, with $\tau_D \approx 0$ ns, the low frequency components of the CM spectrum are reduced by 40 dB, in agreement with the dot dashed line in Fig. 3. In such a case, $v_{LISN,CM}(t)$ is reported in Fig. 6 by solid lines, and it is non null only close to v_A, v_D transitions. It should be noticed that the CM voltage is not exactly zero, as predicted in Fig. 4(b), because of the different slopes between leg A and leg D. Oscillations do not cancel out each other, and the HF components of the spectrum are not zeroed. As a result, with $\tau_D \rightarrow 0$ low frequency CM EMI are effectively reduced by applying the proposed technique, and high frequency ones are marginally affected.

B. Small dummy leg

The delay compensation technique was then asserted in case of a small dummy leg. With voltage transitions misaligned by $\tau_D=100$ ns, the CM EMI spectrum, which is shown in Fig. 7, is in agreement with that of the model, as discussed in Sect. II. As in Fig. 6, the CM voltage in the time domain




Fig. 8. Time domain waveforms obtained with the auxiliary comprised of the small transistors. Phase voltages are on the top, CM voltage at the LISN on the bottom for the two transitions (left and right sides).




Fig. 9. Comparison between CM EMI spectra for no auxiliary leg, auxiliary leg equal to the actual one and small dummy leg. The latter two spectra are characterized by the same envelope at LF.

is characterized by two peaks in correspondence of v_A, v_D edges, as shown in Fig. 8 by dashed lines. By modifying the timing of the SiC driving signals, output voltage alignment is achieved, resulting in the in-between spectrum shown in Fig. 7. As it can be noticed by the waveforms shown in Fig. 8 by dashed dot lines, the CM voltage is reduced, but it is not completely canceled. Besides the contribution of oscillation, one can notice from the right plots in Fig. 8 that the v_A fall time (23 ns) is much higher than the v_D rise time (9 ns). Therefore, (5) can not be achieved. By modifying the gate resistances up to 40 and 130 Ω for the low side and high side transistors of leg D, waveforms shown in Fig. 8 by solid lines can be obtained. With such a slope compensation, CM EMI can be further reduced, as shown in Fig. 7 by the lowest spectrum.

C. Comparison

The use of the auxiliary leg, either small or made of the same transistors of the leg A, was then compared with the case of no auxiliary leg exploited. Figure 9 reports the CM spectra for no dummy leg and for the two dummy legs with the output delay compensated. It is worth noticing that with the dummy leg, either small or big, CM conducted EMI are effectively reduced by more than 40 dB at 1 MHz. At low frequency the small auxiliary leg with slope compensation results in the same CM attenuation that of a big dummy leg. For frequencies higher than 30 MHz, the slope compensation is effective in

TABLE II
COMPARISON BETWEEN SOLUTIONS

Parameter	No aux leg	Aux leg big	Aux leg small
CM EMI @ 160 kHz	67.8 dB μ V	11.8 dB μ V	14.4 dB μ V
CM EMI @ 1 MHz	80.6 dB μ V	35.5 dB μ V	36.3 dB μ V
CM EMI @ 10 MHz	87.1 dB μ V	60.6 dB μ V	59.1 dB μ V
CM EMI @ 40 MHz	75 dB μ V	75 dB μ V	68.2 dB μ V
Efficiency	97.8 %	97.67 %	97.8 %
Aux leg power dissipation	-	1.52 W	0.22 W

reducing the CM spectrum further, as a better CM current cancellation can be achieved. However, frequency components at 70 MHz, which are related to the ringing superimposed onto the switching waveforms, are not affected by the proposed technique. Table II compares the three cases in terms of CM EMI at different frequencies, efficiency, and power dissipation of the auxiliary leg. The efficiency of the system is marginally affected by the use of the dummy leg, as the power dissipated in the dummy leg is much smaller than that provided to the load. To sum up, a small dummy leg can achieve the same CM reduction, but with one seventh of the power dissipation with respect to an auxiliary leg equals to the VSI legs.

V. CONCLUSION

This paper proposed the use of a small dummy leg to reduce the LF CM EMI delivered by power switching circuits. By finely aligning the commutations of the auxiliary leg with those of the actual one, the HF current injected into the parasitic capacitances can be canceled out. Power switching losses and cost can be reduced by exploiting transistors with small capacitances, provided that gate resistances are adjusted to obtain the same slopes of the actual leg. The analysis carried out on a single main leg resulted in a 40 dB CM EMI reduction for frequencies lower than 5 MHz when a small dummy leg is exploited. Such a dummy leg can be applied to circuits with an odd number of half bridges, e.g., three phases VSIs, so that the CM injected current can be minimized at each transition of the main legs.

REFERENCES

- [1] IEC, *CISPR 25 - Vehicles, boats and internal combustion engines - Radio disturbance characteristics - Limits and methods of measurement for the protection of on board receivers*, 2008.
- [2] Z. Zhang, Y. Hu, X. Chen, G. W. Jewell, and H. Li, "A Review on Conductive Common-Mode EMI Suppression Methods in Inverter Fed Motor Drives," *IEEE Access*, vol. 9, pp. 18 345–18 360, 2021.
- [3] M. Kumar and K. Jayaraman, "Design of a Modified Single-stage and Multistage EMI Filter to Attenuate Common and Differential Mode Noise in SiC Inverter," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, pp. 1–1, 2021.
- [4] S. Jiang, Y. Liu, H. Wang, G. Wang, J. Yan, and J. Peng, "Effective EMI Filter Design Method of Single-phase Inverter Based on Noise Source Impedance," in *2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC)*, Nov. 2018, pp. 1–6.
- [5] D. O. Boillat, F. Krismer, and J. W. Kolar, "EMI Filter Volume Minimization of a Three-Phase, Three-Level T-Type PWM Converter System," *IEEE Transactions on Power Electronics*, vol. 32, no. 4, pp. 2473–2480, Apr. 2017.

- [6] H. Movagharnjad and A. Mertens, "Design Methodology for Dimensioning EMI Filters for Traction Drives with SiC Inverters," in *2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe)*, Sep. 2021, pp. 1–10.
- [7] B. Zaidi, A. Videt, and N. Idir, "Design Method for the Minimization of CM Inductor Volume with Consideration of Core Saturation in EMI Filters," in *PCIM Europe 2017; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, May 2017, pp. 1–8.
- [8] G. M. Dousoky, M. Shoyama, and T. Ninomiya, "FPGA-Based Spread-Spectrum Schemes for Conducted-Noise Mitigation in DC–DC Power Converters: Design, Implementation, and Experimental Investigation," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 2, pp. 429–435, Feb. 2011.
- [9] A. Julian, G. Oriti, and T. Lipo, "Elimination of common-mode voltage in three-phase sinusoidal power converters," *IEEE Transactions on Power Electronics*, vol. 14, no. 5, pp. 982–989, Sep. 1999.
- [10] P. Garg, S. Essakiappan, H. S. Krishnamoorthy, and P. N. Enjeti, "A Fault-Tolerant Three-Phase Adjustable Speed Drive Topology With Active Common-Mode Voltage Suppression," *IEEE Transactions on Power Electronics*, vol. 30, no. 5, pp. 2828–2839, May 2015.
- [11] M. P. Storm, A. L. Julian, and G. Oriti, "Hardware Implementation of a SiC Three-Phase Four-Leg VSI with Sigma-Delta Modulation to Comply with the Military Standards 1399 and 461," in *2022 IEEE Energy Conversion Congress and Exposition (ECCE)*, Oct. 2022, pp. 1–8.
- [12] J. Bertelmann, M. Beltle, and S. Tenbohlen, "Influence of MOSFET Scattering on Common Mode Cancellation in Phase Shifted Inverter Operation," in *PCIM Europe Digital Days 2021; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, May 2021, pp. 1–5.
- [13] M. Perotti and F. Fiori, "Investigating the EMI Mitigation in Power Inverters Using Delay Compensation," *IEEE Transactions on Power Electronics*, vol. 34, no. 5, pp. 4270–4278, May 2019.
- [14] M. Perotti and F. Fiori, "A Closed Loop Delay Compensation Technique to Mitigate the Common Mode Conducted Emissions of Bipolar PWM Switched Circuits," *IEEE Transactions on Power Electronics*, vol. 36, no. 5, pp. 5450–5459, May 2021.
- [15] M. Kikuchi, N. Aizawa, H. Kubota, I. Miki, and K. Matsuse, "Investigation of common-mode voltages of PWM inverter with a small capacity auxiliary inverter," in *2009 International Conference on Electrical Machines and Systems*, Nov. 2009, pp. 1–6.
- [16] J. Meng, W. Ma, Q. Pan, L. Zhang, and Z. Zhao, "Multiple Slope Switching Waveform Approximation to Improve Conducted EMI Spectral Analysis of Power Converters," *IEEE Transactions on Electromagnetic Compatibility*, vol. 48, no. 4, pp. 742–751, Nov. 2006.
- [17] J. Wang, H. S.-h. Chung, and R. T.-h. Li, "Characterization and Experimental Assessment of the Effects of Parasitic Elements on the MOSFET Switching Performance," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, pp. 573–590, Jan. 2013.
- [18] S. Zhao, X. Zhao, Y. Wei, Y. Zhao, and H. A. Mantooth, "A Review of Switching Slew Rate Control for Silicon Carbide Devices Using Active Gate Drivers," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 9, no. 4, pp. 4096–4114, Aug. 2021.
- [19] L. Zhang, X. Yuan, X. Wu, C. Shi, J. Zhang, and Y. Zhang, "Performance Evaluation of High-Power SiC MOSFET Modules in Comparison to Si IGBT Modules," *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1181–1196, Feb. 2019.
- [20] M. Haider, S. Fuchs, G. Zulauf, D. Bortis, J. W. Kolar, and Y. Ono, "Analytical loss model for three-phase 1200v sic mosfet inverter drive system utilizing miller capacitor-based dv/dt-limitation," *IEEE Open Journal of Power Electronics*, vol. 3, pp. 93–104, 2022.
- [21] E. Raviola and F. Fiori, "A Critical Assessment of Open-Loop Active Gate Drivers Under Variable Operating Conditions," in *2021 IEEE International Joint EMC/SI/PI and EMC Europe Symposium*, Jul. 2021, pp. 94–99.
- [22] E. Raviola and F. Fiori, "An Adaptive Method to Reduce Undershoots and Overshoots in Power Switching Transistors Through a Low-Complexity Active Gate Driver," *IEEE Transactions on Power Electronics*, vol. 38, no. 3, pp. 3235–3245, Mar. 2023.
- [23] N. Oswald, P. Anthony, N. McNeill, and B. H. Stark, "An Experimental Investigation of the Tradeoff between Switching Losses and EMI Generation With Hard-Switched All-Si, Si-SiC, and All-SiC Device Combinations," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2393–2407, May 2014.
- [24] S. Fukunaga, H. Takayama, and T. Hikiyama, "Slew rate control of switching transient for sic mosfet in boost converter using digital active gate driver," *IET Power Electronics*, vol. 16, no. 3, pp. 472–482, 2023. [Online]. Available: <https://ietresearch.onlinelibrary.wiley.com/doi/abs/10.1049/pe12.12398>
- [25] T. Liu, R. Ning, T. T. Y. Wong, and Z. J. Shen, "Modeling and Analysis of SiC MOSFET Switching Oscillations," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 747–756, Sep. 2016.
- [26] *C3M0025065J datasheet*. [Online]. Available: https://assets.wolfspeed.com/uploads/dlm_uploads/2021/11/C3M0025065J1.pdf
- [27] *C3M0280090J datasheet*. [Online]. Available: <https://assets.wolfspeed.com/uploads/2020/12/C3M0280090J.pdf>
- [28] P. Hillenbrand, S. Tenbohlen, C. Keller, and K. Spanos, "Understanding conducted emissions from an automotive inverter using a common-mode model," in *2015 IEEE International Symposium on Electromagnetic Compatibility (EMC)*, Aug. 2015, pp. 685–690.